Generalized Analysis of Random Common-Mode Rejection Performance of CMOS Current Feedback Instrumentation Amplifiers

被引:12
|
作者
Worapishet, Apisak [1 ]
Demosthenous, Andreas [2 ]
机构
[1] Mahanakorn Univ Technol, MMRC, Bangkok 10530, Thailand
[2] UCL, Dept Elect & Elect Engn, London WC1E 7JE, England
基金
英国工程与自然科学研究理事会;
关键词
Analog CMOS circuits; circuit analysis; common-mode rejection ratio (CMRR); current feedback; instrumentation amplifier; mismatch; random CMRR; FRONT-END; ACQUISITION-SYSTEMS;
D O I
10.1109/TCSI.2015.2411794
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The generalized CMRR analysis of the CMOS current feedback instrumentation amplifier (CFIA), in drain and source feedback configurations (termed DCFIA and SCFIA), is developed by focusing on the input stage. The random CMRR for processes (CMRRP) of the CFIAs are derived as a function of the transistor dimensions, small-signal and operating parameters, as well as the process-dependent mismatch factors, to gain insights into the statistical CMRR characteristics, which enables better design optimization. Simplification of the analysis based on practical constraints yields closed-form CMRRP equations that reveal different design considerations for the two CFIA configurations. For example, while the DCFIA relies on the matching of the input transistors, the matching of the drain load transistors is critical for CMRRP enhancement of the SCFIA (this criterion differs from established design practice). The analysis also reveals that unlike the SCFIA, the DCFIA features a direct tradeoff between noise and CMRRP. The integrity of the analysis is validated by comparison with simulations of various published CFIAs designed in a 0.35-mu m CMOS process.
引用
收藏
页码:2137 / 2146
页数:10
相关论文
共 50 条
  • [31] Common-mode rejection ratio analysis of fully differential class AB two-stage op-amp with and without common-mode feedback circuit
    Trijpech, Kittipong
    Wiriyanuruknakorn, Ornanong
    Mahattanakul, Jirayuth
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 557 - 560
  • [32] PUSH-PULL CURRENT CIRCUIT FOR BIASING CMOS AMPLIFIERS WITH RAIL-TO-RAIL INPUT COMMON-MODE RANGE
    DUQUECARRILLO, JF
    PEREZALOE, R
    MORILLO, A
    ELECTRONICS LETTERS, 1991, 27 (23) : 2122 - 2125
  • [33] Analysis of Common-Mode Rejection Ratio of a CMOS Differential Amplifier Considering All the Non-idealities
    Amina, Madiha
    Biswas, Protik
    Ullah, Aman
    Chowdhury, Md. Iqbal Bahar
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY (EICT), 2015, : 234 - 238
  • [34] A low distortion CMOS continuous-time common-mode feedback circuit
    Lai, Yen-Tai
    Lin, Hung-Yi
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2011, 39 (12) : 1231 - 1246
  • [35] IMPROVED COMMON-MODE FEEDBACK-CIRCUIT SUITABLE FOR OPERATIONAL TRANSCONDUCTANCE AMPLIFIERS WITH TUNING
    WU, P
    SCHAUMANN, R
    ELECTRONICS LETTERS, 1991, 27 (02) : 117 - 118
  • [36] CMOS Operational Amplifiers with Continuous-time Capacitive Common Mode Feedback
    Ramirez-Angulo, Jaime
    Nargis, Ayesha
    Carvajal, Ramon G.
    Lopez-Martin, Antonio
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1280 - 1283
  • [37] Increased EMI Immunity in CMOS Operational Amplifiers Using an Integrated Common-Mode Cancellation Circuit
    Grassi, Marco
    Redoule, Jean -Michel
    Richelli, Anna
    2015 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2015, : 34 - 39
  • [38] Common-mode optical noise rejection scheme for an extrinsic Faraday current sensor
    Univ of Kent at Canterbury, Kent, United Kingdom
    Conference Proceedings - Lasers and Electro-Optics Society Annual Meeting-LEOS, 1996, : 292 - 293
  • [39] Analysis of switched-capacitor common-mode feedback circuit
    Choksi, O
    Carley, LR
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (12) : 906 - 917
  • [40] Design and implementation of a CMOS operational amplifier architecture with dual common-mode feedback loop
    Papananos, Y
    Tsividis, Y
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 904 - 907