Multimode Embedded Compression Codec Engine for Power-Aware Video Coding System

被引:53
作者
Cheng, Chih-Chi [1 ,2 ]
Tseng, Po-Chih [3 ]
Chen, Liang-Gee [1 ,2 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, DSP IC Design Lab, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
[3] NovaTek Microelect Corp, Hsinchu, Taiwan
关键词
Bus encoding; embedded compression; SPIHT; video coding; wavelet; IMAGE; EFFICIENT;
D O I
10.1109/TCSVT.2008.2009250
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In a typical portable multimedia system, external access, which is usually dominated by block-based video content, induces more than half of total system power. Embedded compression (EC) effectively reduces external access caused by video content by reducing the data size. In this paper, an algorithm and a hardware architecture of a new type EC codec engine with multiple modes are presented. Lossless mode, and lossy modes with rate control modes and quality control modes are all supported by single algorithm. The proposed four-tree pipelining scheme can reduce 83% latency and 67% buffer size between transform and entropy coding. The proposed EC codec engine can save 62%, 66%, and 77% external access at lossless mode, half-size mode, and quarter-size mode and can be used in various system power conditions. With TSMC 0.18 mu m 1P6M CMOS logic process, the proposed EC codec engine can encode or decode CIF 30 frame per second video data and achieve power saving of more than 109 mW. The EC codec engine itself consumes only 2 mW power.
引用
收藏
页码:141 / 150
页数:10
相关论文
共 27 条
[1]  
BAYAZIT U, 1998, P ICCE 98, P56
[2]   Low-cost and real-time super-resolution over a video encoder IP [J].
Callicó, GM ;
Núñez, A ;
Llopis, RP ;
Sethuraman, R .
4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, :79-84
[3]   124 MSamples/s pixel-pipelined motion-JPEG 2000 codec without tile memory [J].
Chang, Yu-Wei ;
Cheng, Chih-Chi ;
Chen, Chun-Chia ;
Fang, Hung-Chi ;
Chen, Liang-Gee .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (04) :398-406
[4]  
CHANG YW, 2006, P INT SOL STAT CIRC, P404
[5]  
CHENG CC, 2006, P IEEE INT C AC SPEE, V3, P924
[6]   Line-based, reduced memory, wavelet image compression [J].
Chrysafis, C ;
Ortega, A .
IEEE TRANSACTIONS ON IMAGE PROCESSING, 2000, 9 (03) :378-389
[7]  
EGBERT GT, 2002, P IEEE BEN SIGN PROC
[8]  
Gelsinger P., 2004, P 41 DESIGN AUTOMATI, pxxv
[9]   Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform [J].
Huang, CT ;
Tseng, PC ;
Chen, LG .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2005, 53 (04) :1575-1586
[10]  
*ISO IEC, 2000, 109181 ISOIEC IS