Nonlinear Analysis of Bang-Bang Digital PLL With Accumulative Noise Using Markov Chains

被引:0
|
作者
Bondalapati, Pratheep [1 ]
Namgoong, Won [1 ]
机构
[1] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75083 USA
来源
PROCEEDINGS OF THE 2016 TEXAS SYMPOSIUM ON WIRELESS AND MICROWAVE CIRCUITS AND SYSTEMS (WMCS) | 2016年
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
When analyzing a bang-bang phase locked loop (BBPLL), the hard nonlinearity is often linearized for analysis purposes with limited accuracy. This paper presents an accurate mathematical model of a BBPLL based on Markov Chains that is valid for all operating conditions. The proposed methodology is used to compute the BBPLL output steady-state jitter probability density function (PDF). Based on the analytical model, the loop filter gain is also optimized to minimize the output jitter. The analytical results show close agreement with simulation.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Nonlinear Behavior Study in Digital Bang-Bang PLL
    Vareljian, A.
    Moussavi, M.
    Bereza, W.
    Fergusson, W.
    Berndt, C.
    Patel, R. H.
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 339 - 342
  • [2] Noise Analysis and Minimization in Bang-Bang Digital PLLs
    Zanuso, Marco
    Tasca, Davide
    Levantino, Salvatore
    Donadel, Andrea
    Samori, Carlo
    Lacaita, Andrea L.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 835 - 839
  • [3] A Comprehensive Phase Noise Analysis of Bang-Bang Digital PLLs
    Avallone, Luca
    Mercandelli, Mario
    Santiccioli, Alessio
    Kennedy, Michael Peter
    Levantino, Salvatore
    Samori, Carlo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (07) : 2775 - 2786
  • [4] Design and analysis of a bang-bang PLL for 6.25 Gbps SerDes
    周明珠
    Journal of Semiconductors, 2012, (12) : 73 - 80
  • [5] Design and analysis of a bang-bang PLL for 6.25 Gbps SerDes
    周明珠
    Journal of Semiconductors, 2012, 33 (12) : 73 - 80
  • [6] Design and analysis of a bang-bang PLL for 6.25 Gbps SerDes
    Zhou Mingzhu
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (12)
  • [7] Bang-Bang Digital PLLs
    Levantino, Salvatore
    ESSCIRC CONFERENCE 2016, 2016, : 329 - 334
  • [8] A Low-Phase-Noise Digital Bang-Bang PLL with Fast Lock Over a Wide Lock Range
    Bertulessi, Luca
    Grimaldi, Luigi
    Cherniak, Dmytro
    Samori, Carlo
    Levantino, Salvatore
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 252 - +
  • [9] A Jitter Programmable Digital Bang-Bang PLL Using PVT-Invariant Stochastic Jitter Monitor
    Kim, Yong-Jo
    Jang, Taekwang
    Cho, SeongHwan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (10) : 3253 - 3262
  • [10] A 12.9-to-15.1-GHz Digital PLL Based on a Bang-Bang Phase Detector With Adaptively Optimized Noise Shaping
    Dartizio, Simone M.
    Tesolin, Francesco
    Mercandelli, Mario
    Santiccioli, Alessio
    Shehata, Abanob
    Karman, Saleh
    Bertulessi, Luca
    Buccoleri, Francesco
    Avallone, Luca
    Parisi, Angelo
    Lacaita, Andrea L.
    Kennedy, Michael P.
    Samori, Carlo
    Levantino, Salvatore
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (06) : 1723 - 1735