FLIPPED VOLTAGE FOLLOWER ANALOG NONLINEAR CIRCUITS

被引:0
作者
Sakul, Chaiwat [1 ]
Dejhan, Kobchai
机构
[1] Rajamangala Univ Technol, Dept Technol, Srivijaya 92000, Trang, Thailand
关键词
Flipped voltage follower; CMOS; squarer; MULTIPLIER;
D O I
10.1142/S0218126612500247
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes squaring and square-rooting circuits operable on low voltage supplies, with their application proposed hereby as vector-summation and four-quadrant multiplier circuits. These circuits make use of a flipped voltage follower (FVF) as fundamental circuit. A detail classification of basic topologies derived from the FVF is given. The proposed circuits have simple structure, wide input range and low power consumption as well as small number of devices. All circuits are also examined and supported by a set of simulations with PSpice program. The circuits can operate at power supply of +/-0.7 volts, the input voltage range of the squaring circuit is +/-0.8 volts with 1.59% relative error and 1.78 mu W power dispersion, the input current of the square-rooting circuit is about 50 mu A with 0.55% relative error and 1.4 mu W power dispersion and the vector-summation circuit have linearity error of 0.23% and 2.92 mu W power dispersion. As in four-quadrant multiplier circuit, the total harmonic distortion of the multiplier is less than 1.2% for 0.8 VP-P input signal at 1MHz fundamental frequency. Experimental result is carried out to confirm the operation by using commercial CMOS transistor arrays (CD4007). These circuits are highly expected to be effective in further application of the low voltage analog signal processing.
引用
收藏
页数:15
相关论文
共 14 条
[1]   The flipped voltage follower:: A useful cell for low-voltage low-power circuit design [J].
Carvajal, RG ;
Ramírez-Angulo, J ;
López-Martín, A ;
Torralba, A ;
Galán, JAG ;
Carlosena, A ;
Chavero, FM .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (07) :1276-1291
[2]  
Dejhan K., 1999, P ROB VIS PAR PROC A, P262
[3]  
Filanoysky I. M., 1992, IEEE T CIRCUITS SYST, P312
[4]   A PRECISE 4-QUADRANT MULTIPLIER WITH SUBNANOSECOND RESPONSE [J].
GILBERT, B .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (04) :365-&
[5]   CMOS transconductance multipliers:: A tutorial [J].
Han, G ;
Sánchez-Sinencio, E .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1998, 45 (12) :1550-1563
[6]  
HYOGO A, 1997, IEEJ 1 INT AN VLSI W, P139
[7]  
Lin S. I., 1996, IEEE T CIRCUITS-II, V43, P520
[8]  
Lin S. I., 1995, IEE P CIRCUITS DEV S, V142, P223
[9]  
Netbut C, 2006, 2006 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES,VOLS 1-3, P278
[10]  
Ramírez-Angulo J, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, P615