Design and Implementation of Reversible Logic Based Bidirectional Barrel Shifter

被引:0
作者
Anjaneyulu, O. [1 ]
Pradeep, T. [1 ]
Reddy, C. V. Krishna [2 ]
机构
[1] KITS, Warangal, Andhra Pradesh, India
[2] NNRESGI, Hyderabad, Andhra Pradesh, India
来源
2012 10TH IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE) | 2012年
关键词
barrel shifters; quantum cost; ancilla bits; verilog; garbage output; nanotechnology; quantum computing; fredkin gate; feynman gate;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Embedded digital signal processors and general purpose processors will use barrel shifters to manipulate data. This paper will present the design and implementation of the barrel shifter that performs logical shift right, arithmetic shift right, rotate right, logical shift left, arithmetic shift left, and rotate left operations. The main objective of the upcoming designs is to increase the performance without proportional increase in power consumption. In this regard reversible logic has become most popular technology in the field of low power computing, optical computing, quantum computing and other computing technologies. Device scaling is limited by the power dissipation; and demands better power optimizations methods. Techniques like Energy recovery, Reversible Logic are becoming more and more prominent special optimization techniques in Low Power VLSI designs. Rotating and data shifting are required in many operations such as logical and arithmetic operations, indexing and address decoding etc. The feynman gate will remove the fanout. By comparing the quantum cost, number of ancilla bits and number of garbage outputs the design is evaluated. The performance characteristics of the proposed design are evaluated, and the transistor cost, Garbage outputs and Quantum Cost are also calculated. The performance characteristics analysis is carried out in Xilinx environment.
引用
收藏
页码:490 / 494
页数:5
相关论文
共 50 条
  • [41] QCA Implementation of Arithmetic Unit using Reversible Logic Gates
    Mangalam, H.
    Sakthivel, V
    Roupesh, R.
    Sreeja, P.
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 163 - 168
  • [42] DA-Based Efficient Testable FIR Filter Implementation on FPGA Using Reversible Logic
    Amita Nandal
    T. Vigneswaran
    Ashwani K. Rana
    Circuits, Systems, and Signal Processing, 2014, 33 : 863 - 884
  • [43] DA-Based Efficient Testable FIR Filter Implementation on FPGA Using Reversible Logic
    Nandal, Amita
    Vigneswaran, T.
    Rana, Ashwani K.
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (03) : 863 - 884
  • [44] Design of a compact reversible fault tolerant field programmable gate array: A novel approach in reversible logic synthesis
    Shamsujjoha, Md.
    Babu, Hafiz Md. Hasan
    Jamal, Lafifa
    MICROELECTRONICS JOURNAL, 2013, 44 (06) : 519 - 537
  • [45] A Novel Design Reversible logic based Configurable Fault-Tolerant Embryonic Hardware
    Khalil, Kasem
    Dey, Bappaditya
    Sherazi, Yasser
    Kumar, Ashok
    Bayoumi, Magdy
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [46] A Design of Fault Tolerant Reversible Arithmetic Logic Unit
    Safari, Parisa
    Haghparast, Majid
    Azari, Asgar
    LIFE SCIENCE JOURNAL-ACTA ZHENGZHOU UNIVERSITY OVERSEAS EDITION, 2012, 9 (03): : 643 - 646
  • [47] DESIGN OF BASIC SEQUENTIAL CIRCUITS USING REVERSIBLE LOGIC
    Rohini, H.
    Rajashekar, S.
    PriyatamKumar
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 2110 - 2115
  • [48] REVERSIBLE/QUANTUM TERNARY ARITHMETIC LOGIC UNIT DESIGN
    Deibuk, Vitaly
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2016, 12 (05): : 1523 - 1533
  • [49] Efficient Design of Shift Registers Using Reversible Logic
    Nayeem, Noor Muhammed
    Hossain, Md. Adnan
    Jamal, Lafifa
    Babu, Hafiz Md. Hasan
    PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING SYSTEMS, 2009, : 474 - 478
  • [50] Design of Novel Reversible Logic Gate with Enhanced Traits
    Singh, Mayank Kumar
    Nakkeeran, Rangaswamy
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTING AND INFORMATICS (ICICI 2017), 2017, : 202 - 205