A 2.5-V sigma-delta modulator for broadband communications applications

被引:104
作者
Vleugels, K [1 ]
Rabii, S
Wooley, BA
机构
[1] Stanford Univ, Ctr Integrated Syst, Stanford, CA 94305 USA
[2] Aeluros Inc, Palo Alto, CA 94301 USA
关键词
analog-to-digital conversion; CMOS analog integrated circuits; double sampling; dynamic element matching; integrated circuit design; mixed analog-digital integrated circuits; sampled-data circuits; sigma-delta modulation; switched-capacitor circuits;
D O I
10.1109/4.972139
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Oversampled sigma-delta (Sigma Delta) modulators offer numerous advantages for the realization of high-resolution analog-to-digital (A/D) converters. This paper explores how oversampling and feedback can be employed in high-resolution Sigma Delta modulators to extend the signal bandwidth into the range of several megahertz when the oversampling ratio is constrained by technology limitations. A 2-2-1 cascaded multibit architecture suitable for operation from a 2.5-V power supply is presented, and a linearization technique referred to as partitioned data weighted averaging is introduced to suppress in-band digital-to-analog converter (DAC) errors. An experimental prototype based on the proposed topology has been integrated in a 0.5-mum double-poly triple-metal CMOS technology. Fully differential double-sampled switched-capacitor integrators enable the modulator to achieve 95-dB dynamic range at a 4-Msample/s Nyquist conversion rate with an oversampling ratio of 16. The experimental modulator dissipates 150 mW from a 2.5-V supply.
引用
收藏
页码:1887 / 1899
页数:13
相关论文
共 28 条
[1]   A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter [J].
Abo, AM ;
Gray, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) :599-606
[2]  
[Anonymous], DESIGN LOW VOLTAGE L
[3]   Linearity enhancement of multibit Delta Sigma and D/A converters using data weighted averaging [J].
Baird, RT ;
Fiez, TS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :753-762
[4]   THE DESIGN OF SIGMA-DELTA MODULATION ANALOG-TO-DIGITAL CONVERTERS [J].
BOSER, BE ;
WOOLEY, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (06) :1298-1308
[5]   A 50-MHZ MULTIBIT SIGMA-DELTA MODULATOR FOR 12-B 2-MHZ A/D CONVERSION [J].
BRANDT, BP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (12) :1746-1756
[6]   2ND-ORDER SIGMA DELTA MODULATION FOR DIGITAL-AUDIO SIGNAL ACQUISITION [J].
BRANDT, BP ;
WINGARD, DE ;
WOOLEY, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) :618-627
[7]   A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR [J].
Brooks, TL ;
Robertson, DH ;
Kelly, DF ;
DelMuro, A ;
Harston, SW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) :1896-1906
[8]   An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm(2) [J].
Bult, K ;
Buchwald, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (12) :1887-1895
[9]   A second-order double-sampled delta-sigma modulator using additive-error switching [J].
Burmas, TV ;
Dyer, KC ;
Hurst, PJ ;
Lewis, SH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (03) :284-293
[10]   A 10-B, 20 M-SAMPLE/S, 35-MW PIPELINE A/D CONVERTER [J].
CHO, TB ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) :166-172