Parasitic inductance effect on switching losses for a high frequency Dc-Dc converter

被引：45

作者：

Meade, Thomas ^{[1
]}

O'Sullivan, Dara ^{[2
]}

Foley, Raymond ^{[2
]}

Achimescu, Cristian ^{[1
]}

Egan, Michael ^{[2
]}

McCloskey, Paul ^{[1
]}

机构：

[1] Tyndall Natl Inst, Cork, Ireland

[2] Univ Coll Cork, Dept Elect Engn, Cork, Ireland

来源：

APEC 2008: TWENTY-THIRD ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-4 | 2008年

关键词：

D O I：

10.1109/APEC.2008.4522692

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work examines the impact of packaging parasitics on the efficiency of a synchronous DC-DC buck converter. An anaytical model of the losses in the converter is developed and this is compared to practical results at switching frequencies in the range of 1-2 MHz. The effect that the packaging parasitic inductance has on efficiency is highlighted by predicting the expected losses from a converter with optimised packaging parasitics.

引用

页码：3 / +

页数：2

共 10 条

[1]

[Anonymous], DIRECTFET PROPRIETAR

[2]

BALOGH L, 2001, UN POW SUPPL DES SEM

[3]

DALE V, 2006, IHLP5050

[4]

*INT RECT, HEXF POW MOSFET DES, pCH11

[5]

MOHAN N, POWER ELECT CONVERTE, pCH22

[6]

*PHIL, PIP21212M PHIL

[7] On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation [J].

Qi, XN ;

Wang, GF ;

Yu, ZP ;

Dutton, RW ;

Young, T ;

Chang, N .

PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, :487-490

[8] Analytical loss model of power MOSFET [J].

Ren, YC ;

Xu, M ;

Zhou, JH ;

Lee, FC .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (02) :310-319

[9]

Staffiere D, 2001, APPL POWER ELECT CO, P49, DOI 10.1109/APEC.2001.911625

[10]

Xiao Y, 2004, APPL POWER ELECT CO, P516

← 1 →