Development of fine pitch interconnections for 3D integrated circuits

被引：0

作者：

Bana, F. ^{[1
]}

Gamier, A. ^{[1
]}

Bresson, N. ^{[1
]}

Ponthenier, F. ^{[1
,2
]}

Loiodice, P. ^{[1
,2
]}

Cosset, F. ^{[1
,2
]}

Jouve, A. ^{[1
]}

Lattard, D. ^{[1
]}

Cheramy, S. ^{[1
]}

机构：

[1] CEA, LETI, MINATEC Campus,17 Rue Martyrs, F-38054 Grenoble 9, France

[2] STMicroelectronics, 850 Rue Jean Monnet, F-38926 Crolles, France

来源：

2016 6TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC) | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

As the electronic devices miniaturization roadmap trend is pursuing, 3D technologies have also emerged and appeared as one serious option for the next generation of semiconductors industry. The purpose of this paper is to introduce the complete development of fine pitch microbumps and micropillars for chip to wafer interconnections on 300 mm wafers using industrial tools and with already existing process. Our goal is to use production process and materials to simplify industry transfer. Good morphological and electrical results showed a process robustness that may he suitable for an industrial approach.

引用

页数：6

共 50 条

[31] Loopback Test for 3D Stacked Integrated Circuits
Huang, Yu-Jung
Liu, Yan-Cen
Fu, Shen-Li
2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 23 - 26
[32] Thermal modeling and design of 3D integrated circuits
Jain, Ankur
Jones, Robert E.
Chatterjee, Ritwik
Pozder, Scott
Huang, Zhihong
2008 11TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOLS 1-3, 2008, : 1139 - 1145
[33] Micronetworking: reliable communication on 3D integrated circuits
Contreras, A. A.
Moon, T. K.
Dasu, A.
Gunther, J. H.
ELECTRONICS LETTERS, 2010, 46 (04) : 291 - 292
[34] Cost Model for Monolithic 3D Integrated Circuits
Gitlin, Daniel
Vinet, Maud
Clermidy, Fabien
2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,
[35] Special Issue on 3D Integrated Circuits and Microarchitectures
Xie, Yuan
Cong, Jason
Franzon, Paul
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2008, 4 (04)
[36] Development and Prospect of Coaxial Through-Silicon Via in 3D Integrated Circuits
Junkai Ma
Guangbao Shan
Guoliang Li
Zheng Liu
Weihua Fan
2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
[37] Heterogeneous 2D and 3D Photonic Integrated Circuits
Ben Yoo, S. J.
2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS), 2016, : 1613 - 1613
[38] 2D and 3D Heterogeneous Photonic Integrated Circuits
Ben Yoo, S. J.
2016 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2016,
[39] 2D and 3D heterogeneous photonic integrated circuits
Ben Yoo, S. J.
SMART PHOTONIC AND OPTOELECTRONIC INTEGRATED CIRCUITS XVI, 2014, 8989
[40] SUPERIOR ALUMINUM FOR INTERCONNECTIONS OF INTEGRATED CIRCUITS
BHATT, HJ
APPLIED PHYSICS LETTERS, 1971, 19 (02) : 30 - &

← 1 2 3 4 5 →