A 10-Bit 50-MS/s 11.9μW SAR ADC with CM Biased Capacitor Switching Method

被引：0

作者：

Naidu, Pragada V. Satya Challayya ^{[1
]}

Chaudhary, Priyanka ^{[1
]}

Anudeep, Manchikatla ^{[1
]}

Kumar, Ashish ^{[1
]}

机构：

[1] Amity Univ, Dept Elect & Commun Engn, Noida, Uttar Pradesh, India

来源：

2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 1 | 2016年

关键词：

SAR; ADC; DAC; SNDR; INL; DNL; FOM etc;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

SAR ADC architecture is mainly based on the CMOS technology and Op-amp free. In this paper, designed a SAR ADC with 10 Bit 50MS/s using CM biased Switching Method in 180nm CMOS technology. The ADC is analyzed using Nodal Analysis method and calculated different dynamic parameters like ENOB, SNDR, INL, DNL, FOM etc. These are simulated using HSPICE, Spice Explorer, CSCOPE and MATLAB software's. Simulation results says that the ADC consumes 11.89 mu W at sampling frequency rate of 50MS/s. The Effective number of Bits (ENOB) is 9.65, Signal to noise and distortion(SINAD) is 59.89 dB and Figure of Merit of ADC is 8.9 fJ/conversion per 1.8 V.

引用

页码：540 / 545

页数：6

共 49 条

[31] A 2.52 fJ/Conversion-Step 12-bit 154MS/s with 68.78dB SNDR Full Differential SAR ADC with a Novel Capacitor Switching Scheme [J].

Mahdavi, Sina ;

Gaznag, Tohid Torabi .

26TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2018), 2018, :81-86

[32] A 0.053 mm2 10-bit 10-ks/s 40-nW SAR ADC with pseudo single ended switching procedure for bio-related applications [J].

Zhang, Zhong ;

Cheng, Ming ;

Yu, Yihu ;

Yu, Qi ;

Wu, Kejun ;

Ning, Ning .

MICROELECTRONICS JOURNAL, 2023, 139

[33] A 12-bit 10-MS/s SAR ADC with a weighted sampling time technique applied to C-DAC [J].

Min-Soo Shim ;

Min-Seung Kang ;

Jongwhan Lee ;

Kwang Yoon .

Analog Integrated Circuits and Signal Processing, 2021, 109 :639-646

[34] A 12-bit 10-MS/s SAR ADC with a weighted sampling time technique applied to C-DAC [J].

Shim, Min-Soo ;

Kang, Min-Seung ;

Lee, Jongwhan ;

Yoon, Kwang .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 109 (03) :639-646

[35] A 10 b 50 MS/s two-stage pipelined SAR ADC in 1 8 0 nm CMOS [J].

Shen Yi ;

Liu Shubin ;

Zhu Zhangming .

JOURNAL OF SEMICONDUCTORS, 2016, 37 (06)

[36] A Calibration-Free, 16-Channel, 50-MS/s, 14-Bit, Pipelined-SAR ADC with Reference/Op-Amp Sharing and Optimized Stage Resolution Distribution [J].

Wu, Yimin ;

Ye, Fan ;

Ren, Junyan .

ELECTRONICS, 2022, 11 (05)

[37] An ultra-low power 10-bit 40 MS/s Successive-Approximation-Register (SAR) Analog-to-Digital Converter (ADC) for single photon SiPM detector in X-ray applications [J].

Ge, Binjie ;

Li, Yan ;

Yu, Hang ;

Yong, Shanshan ;

Shen, Jinpeng ;

Xi, Daoming ;

Xie, Qingguo .

NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2025, 1072

[38] Chip Design of a 12-bit 5MS/s Fully Differential SAR ADC with Resistor- Capacitor Array DAC Technique for Wireless Application [J].

Wen, Jiun-Yu ;

Chang, Pei-Hung ;

Huang, Jhin-Fang ;

Lai, Wen-Cheng .

2015 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATIONS AND COMPUTING (ICSPCC), 2015, :39-42

[39] An 8-MS/s 16-bit SAR ADC With Symmetric Complementary Switching and Split Passive Reference Segmentation in 180-nm Process [J].

Huang, Siji ;

Huang, Qifeng ;

Fan, Yifei ;

Zhao, Qiwei ;

Chen, Yanhang ;

Zhang, Yihan ;

Yuan, Jie .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (10) :4486-4498

[40] A 10 bit 16-to-26 MS/s flexible window SAR ADC for digitally controlled DC–DC converters in 28 nm CMOS [J].

Stefan Haenzsche ;

Sebastian Höppner ;

Rene Schüffny .

Analog Integrated Circuits and Signal Processing, 2015, 84 :421-431

← 1 2 3 4 5 →