FPGA HARDWARE DESIGN, SIMULATION AND SYNTHESIS FOR A INDEPENDENT COMPONENT ANALYSIS ALGORITHM USING SYSTEM-LEVEL DESIGN SOFTWARE

被引：0

作者：

Oliveira da Silva, Alan Paulo ^{[1
]}

Guimaraes Guerreiro, Ana Maria ^{[1
]}

Doria Neto, Adriao Duarte ^{[1
]}

机构：

[1] Univ Fed Rio Grande do Norte, UFRN CT PPgEEC, Ctr Technol, Campus Univ, BR-59072970 Natal, RN, Brazil

来源：

IMCIC 2010: INTERNATIONAL MULTI-CONFERENCE ON COMPLEXITY, INFORMATICS AND CYBERNETICS, VOL II | 2010年

关键词：

ICA; FPGA;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this work we proposed the design, simulation and synthesis of a hardware that performs the Independent Component Analysis (ICA) in a reconfigurable hardware platform, more specifically a FPGA. The simulation of the hardware was done by models implemented in Simulink environment and the synthesis was possible through the Altera system-level design software DSP Builder, that contains specific FPGA blocks that can be synthesized in hardware. In order to validate the hardware, manually generated data and real electroencephalogram signals were used in the experiments.

引用

页码：202 / 207

页数：6

共 37 条

[1] A system-level FPGA design methodology for video applications with weakly-programmable hardware components
Sahlbach, Henning
Thiele, Daniel
Ernst, Rolf
JOURNAL OF REAL-TIME IMAGE PROCESSING, 2017, 13 (02) : 291 - 309
[2] A system-level FPGA design methodology for video applications with weakly-programmable hardware components
Henning Sahlbach
Daniel Thiele
Rolf Ernst
Journal of Real-Time Image Processing, 2017, 13 : 291 - 309
[3] Independent Component Analysis Algorithm FPGA Design To Perform Real-Time Blind Source Separation
Meyer-Baese, Uwe
Odom, Crispin
Botella, Guillermo
Meyer-Baese, Anke
INDEPENDENT COMPONENT ANALYSES, COMPRESSIVE SAMPLING, LARGE DATA ANALYSES (LDA), NEURAL NETWORKS, BIOSYSTEMS, AND NANOENGINEERING XIII, 2015, 9496
[4] FPGA system-level based design of multi-axis ADRC controller
Stankovic, Momir R.
Manojlovic, Stojadin M.
Simic, Slobodan M.
Mitrovic, Srdan T.
Naumovic, Milica B.
MECHATRONICS, 2016, 40 : 146 - 155
[5] Kaolin: a System-level AADL Tool for FPGA Design Reuse, Upgrade and Migration
Blouin, Dominique
Ochoa-Ruiz, Gilberto
Eustache, Yvan
Diguet, Jean-Philippe
2015 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS (AHS), 2015,
[6] Design and evaluation of a hardware/software FPGA-based system for fast image processing
Kalomiros, J. A.
Lygouras, J.
MICROPROCESSORS AND MICROSYSTEMS, 2008, 32 (02) : 95 - 106
[7] Early Timing Estimation for System-Level Design Using FPGAs
Andrade, Hugo
Ghosal, Arkadeb
Limaye, Rhishikesh
Malik, Sadia
Petersen, Newton
Ravindran, Kaushik
Trung Tran
Wang, Guoqiang
Yang, Guang
FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 271 - 271
[8] FPGA Implementation of Blokus Duo Player using Hardware/Software Co-Design
Kojima, Akira
PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2014, : 378 - 381
[9] FPGA Design of Real-Time MDFD System Using High Level Synthesis
Wei, Chuliang
Chen, Rulin
Xin, Qin
IEEE ACCESS, 2019, 7 : 83664 - 83672
[10] Real-Time Hardware/Software Co-Design of a Traffic Sign Recognition System Using Zynq FPGA
Farhat, Wajdi
Faiedh, Hassene
Souani, Chokri
Besbes, Kamel
PROCEEDINGS OF 2016 11TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2016, : 302 - 307

← 1 2 3 4 →