Design strategies for class A CMOS CCIIS

被引：21

作者：

Palmisano, G ^{[1
]}

Palumbo, G ^{[1
]}

Pennisi, S ^{[1
]}

机构：

[1] Univ Catania, DEES, I-95125 Catania, Italy

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 1999年 / 19卷 / 01期

关键词：

CCII; analog circuits; current-mode;

D O I：

10.1023/A:1008334517008

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, solutions for class A CCIIs are discussed and design arrangements are suggested to achieve improved performance in terms of gain accuracy, impedance level, offset and linearity. The noise performance is also evaluated and compared for the various solutions. Finally, a novel CCII is proposed which is based on an innovative arrangement of the biasing. The circuit provides a THD 15 dB lower than previous solutions and has a linearity feature which has low sensitive to the mismatch of the parameters beta and V-T.

引用

页码：75 / 85

页数：11

共 35 条

[1]

[Anonymous], IEEE P MIDW 94 LAF

[2]

ARBEL A, 1995, INT J ANALOG INTEGRA, P221

[3]

ARONHIME P, 1974, IEEE T CIRCUITS SYST, P312

[4]

BRUUN, 1997, INT J ANALOG INTEGRA, P71

[5] CONSTANT-BANDWIDTH CURRENT MODE OPERATIONAL-AMPLIFIER [J].

BRUUN, E .

ELECTRONICS LETTERS, 1991, 27 (18) :1673-1674

[6] FEEDBACK ANALYSIS OF TRANSIMPEDANCE OPERATIONAL-AMPLIFIER CIRCUITS [J].

BRUUN, E .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1993, 40 (04) :275-278

[7]

BRUUN E, 1994, IEEE ISCAS 94 LOND 3

[8] 3V MOS CURRENT CONVEYOR CELL FOR VLSI TECHNOLOGY [J].

CHENG, MCH ;

TOUMAZOU, C .

ELECTRONICS LETTERS, 1993, 29 (03) :317-318

[9]

DICATALDO G, 1995, INT J CIRC THEOR APP, V23, P161, DOI 10.1002/cta.4490230207

[10]

DICATALDO G, 1995, IEEE INT SYMP CIRC S, P315, DOI 10.1109/ISCAS.1995.521514

← 1 2 3 4 →