共 50 条
- [41] A 110-125 GHz 27.5 dB Gain Low-power I/Q Receiver Front-end in 65 nm CMOS Technology 2018 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM - IMS, 2018, : 599 - 602
- [42] A Low-Power 65-nm ASIC Implementation of Background Subtraction 2014 10TH INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION TECHNOLOGY (IIT), 2014, : 71 - 74
- [44] Low-power K-band Pseudo-Stacked Mixer with Linearity Enhancement Technique PROCEEDINGS OF THE 2009 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2009, : 59 - 62
- [45] A Low-Power 28 Gb/s CDR Using Artificial LC Transmission Line Technique in 65 nm CMOS 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 85 - 88
- [46] Geometric Analysis and Systematic Design of Millimeter-Wave Low-Power Frequency Dividers in 65-nm CMOS IEEE ACCESS, 2020, 8 : 20658 - 20665
- [47] A Low-Power Low-Voltage Down-Conversion Mixer for 5G Applications at 28 GHz in 22-nm FD-SOI CMOS Technology 2020 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2020, : 911 - 913
- [48] An Ultra-Low-Power UWB IR pulse receiver using 65nm CMOS technology 2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,