Double-Gilbert mixer with enhanced linearity in 65 nm low-power CMOS technology

被引:2
作者
Schweiger, Kurt [1 ]
Zimmermann, Horst [1 ]
机构
[1] Vienna Univ Technol, Inst Electrodynam Microwave & Circuit Engn, A-1040 Vienna, Austria
关键词
Down-sampling mixer; Low power; Nanometer CMOS; Double-Gilbert mixer;
D O I
10.1007/s10470-011-9781-8
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An innovative double-Gilbert-type down-conversion mixer is presented. It is designed and fabricated in a 65 nm low-power digital CMOS process. The mixer is based on the simple Gilbert-type mixer and utilizes a second mixer as active load. A second parallel mixer branch with switchable RC elements enables a high gain or a high linearity setting. A high 3rd-order input referred intercept point of +11.1 dBm is measured at a clock frequency of 1.5 GHz. A maximum conversion gain of 10.9 dB is achieved. A total power consumption of 6.0 mW from a 1.2 V supply is measured at the high-gain setting.
引用
收藏
页码:313 / 317
页数:5
相关论文
共 50 条
  • [41] A 110-125 GHz 27.5 dB Gain Low-power I/Q Receiver Front-end in 65 nm CMOS Technology
    Lee, Chae Jun
    Kang, Dong Min
    Kim, Joon Hyung
    Byeon, Chul Woo
    Park, Chul Soon
    2018 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM - IMS, 2018, : 599 - 602
  • [42] A Low-Power 65-nm ASIC Implementation of Background Subtraction
    Zitouni, M. Sami
    Saleh, Hani
    Bhaskar, Harish
    Salahat, Ehab
    Ismail, Mohammed
    2014 10TH INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION TECHNOLOGY (IIT), 2014, : 71 - 74
  • [43] A low power, low noise figure quadrature demodulator for a 60 GHz receiver in 65-nm CMOS technology
    Amin, Najam Muhammad
    Wang Zhigong
    Li Zhiqun
    Li Qin
    Liu Yang
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (04)
  • [44] Low-power K-band Pseudo-Stacked Mixer with Linearity Enhancement Technique
    Shiramizu, Nobuhiro
    Masuda, Toni
    Nakamura, Takahiro
    Washio, Katsuyoshi
    PROCEEDINGS OF THE 2009 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2009, : 59 - 62
  • [45] A Low-Power 28 Gb/s CDR Using Artificial LC Transmission Line Technique in 65 nm CMOS
    Guo, Shita
    Xi, Tianzuo
    Wu, Guoying
    Liu, Tianwei
    Zhang, Tao
    Gui, Ping
    Fan, Yanli
    Morgan, Mark
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 85 - 88
  • [46] Geometric Analysis and Systematic Design of Millimeter-Wave Low-Power Frequency Dividers in 65-nm CMOS
    Zhu, Mingyu
    Zhao, Dixian
    IEEE ACCESS, 2020, 8 : 20658 - 20665
  • [47] A Low-Power Low-Voltage Down-Conversion Mixer for 5G Applications at 28 GHz in 22-nm FD-SOI CMOS Technology
    Testa, Paolo Valerio
    Szilagyi, Laszlo
    Xu, Xin
    Carta, Corrado
    Ellinger, Frank
    2020 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2020, : 911 - 913
  • [48] An Ultra-Low-Power UWB IR pulse receiver using 65nm CMOS technology
    Jazairli, Mohamad Al Kadi
    Flandre, Denis
    2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
  • [49] Robust and low power register file in 65 nm technology
    Zhang Xingxing
    Li Yi
    Xiong Baoyu
    Han Jun
    Zhang Yuejun
    Dong Fangyuan
    Zhang Zhang
    Yu Zhiyi
    Han Jun
    Cheng Xu
    Zeng Xiaoyang
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (03)
  • [50] Low-power subthreshold to above threshold level shifters in 90 nm and 65 nm process
    Hasanbegovic, Amir
    Aunet, Snorre
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (01) : 1 - 9