Double-Gilbert mixer with enhanced linearity in 65 nm low-power CMOS technology

被引:2
作者
Schweiger, Kurt [1 ]
Zimmermann, Horst [1 ]
机构
[1] Vienna Univ Technol, Inst Electrodynam Microwave & Circuit Engn, A-1040 Vienna, Austria
关键词
Down-sampling mixer; Low power; Nanometer CMOS; Double-Gilbert mixer;
D O I
10.1007/s10470-011-9781-8
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An innovative double-Gilbert-type down-conversion mixer is presented. It is designed and fabricated in a 65 nm low-power digital CMOS process. The mixer is based on the simple Gilbert-type mixer and utilizes a second mixer as active load. A second parallel mixer branch with switchable RC elements enables a high gain or a high linearity setting. A high 3rd-order input referred intercept point of +11.1 dBm is measured at a clock frequency of 1.5 GHz. A maximum conversion gain of 10.9 dB is achieved. A total power consumption of 6.0 mW from a 1.2 V supply is measured at the high-gain setting.
引用
收藏
页码:313 / 317
页数:5
相关论文
共 50 条
  • [31] A low-power time-domain VCO-based ADC in 65 nm CMOS附视频
    王陈銮
    刁盛锡
    林福江
    Journal of Semiconductors, 2014, (10) : 144 - 149
  • [32] Low-Power Low-Cost Direct Digital Frequency Synthesizer Using 90 nm CMOS Technology
    Ellaithy, Dina M.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (11)
  • [33] Design of Low-Power Reconfigurable Low-Noise Amplifier with Enhanced Linearity
    Bisht, Rajani
    Qureshi, S.
    PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY, 2019, : 1216 - 1219
  • [34] A 0.8V Low-Voltage Low-Power Source-Driven Mixer in 0.18 μm CMOS Technology
    Han, Bingjie
    Zhang, Xiaolin
    Li, Xin
    2015 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS & SIGNAL PROCESSING (WCSP), 2015,
  • [35] Design of Low-Power Bulk-Driven Balanced OTA in 90nm CMOS Technology
    Jusoh, Wan Mohammad Ehsan Aiman bin Wan
    Ruslan, Siti Hawa
    2018 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED), 2018,
  • [36] Low-Power Bulk-Driven Rail-to-Rail Comparator in 130 nm CMOS Technology
    Nagy, Lukas
    Arbet, Daniel
    Kovac, Martin
    Stopjakova, Viera
    2017 IEEE AFRICON, 2017, : 649 - 652
  • [37] Low-Power High Time Resolution Charge Detection ROIC in 40nm CMOS Technology
    Zaki, Alireza Mohammad
    Du, Yutong
    Nihtianov, Stoyan
    2024 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, I2MTC 2024, 2024,
  • [38] A 2.5 Gbps, 10-Lane, Low-Power, LVDS Transceiver in 28 nm CMOS Technology
    Bai, Xu
    Zhao, Jianzhong
    Zuo, Shi
    Zhou, Yumei
    ELECTRONICS, 2019, 8 (03)
  • [39] A Low-Power, Low-Voltage WBAN-Compatible Sub-Sampling PSK Receiver in 65 nm CMOS
    Cheng, Jiao
    Qi, Nan
    Chiang, Patrick Yin
    Natarajan, Arun
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (12) : 3018 - 3030
  • [40] Low-Power RF Modeling of a 40nm CMOS Technology Using BSIM6
    Chalkiadaki, Maria-Anna
    Enz, Christian C.
    MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 57 - 62