Double-Gilbert mixer with enhanced linearity in 65 nm low-power CMOS technology

被引：2
作者：
Schweiger, Kurt [1 ]
Zimmermann, Horst [1 ]
机构：
[1] Vienna Univ Technol, Inst Electrodynam Microwave & Circuit Engn, A-1040 Vienna, Austria
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2012年 / 71卷 / 02期
关键词：
Down-sampling mixer; Low power; Nanometer CMOS; Double-Gilbert mixer;
D O I：
10.1007/s10470-011-9781-8
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An innovative double-Gilbert-type down-conversion mixer is presented. It is designed and fabricated in a 65 nm low-power digital CMOS process. The mixer is based on the simple Gilbert-type mixer and utilizes a second mixer as active load. A second parallel mixer branch with switchable RC elements enables a high gain or a high linearity setting. A high 3rd-order input referred intercept point of +11.1 dBm is measured at a clock frequency of 1.5 GHz. A maximum conversion gain of 10.9 dB is achieved. A total power consumption of 6.0 mW from a 1.2 V supply is measured at the high-gain setting.
引用
收藏
页码：313 / 317
页数：5
相关论文
共 50 条
  • [21] Design of a very low-power, low-cost 60 GHz receiver front-end implemented in 65 nm CMOS technology
    Kraemer, Michael
    Dragomirescu, Daniela
    Plana, Robert
    INTERNATIONAL JOURNAL OF MICROWAVE AND WIRELESS TECHNOLOGIES, 2011, 3 (02) : 131 - 138
  • [22] Performance Analysis of ESD Structures in 130 nm CMOS Technology for Low-Power Applications
    Nagy, Lukas
    Chvala, Ales
    Marek, Juraj
    Potocny, Miroslav
    Stopjakova, Viera
    2019 29TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2019, : 28 - 33
  • [23] Towards Automatic Gain Control Low-Power Amplifier in 130 nm CMOS Technology
    Nagy, Lukas
    Arbet, Daniel
    Kovac, Martin
    Stopjakova, Viera
    2016 21ST INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2016, : 191 - 194
  • [24] Design of a Low-Power 10-Bit DAC in 130 nm CMOS Technology
    Rear, Mamun Bin Ibne
    Badal, Md Torikul Islam
    2019 IEEE JORDAN INTERNATIONAL JOINT CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY (JEEIT), 2019, : 762 - 766
  • [25] A Triple Cross Coupled Down-Conversion Mixer in 65 nm CMOS technology
    Yi, Lai Chi
    Ramiah, Harikrishnan
    Rajendran, Jagadheswaran
    2019 4TH IEEE INTERNATIONAL CIRCUITS AND SYSTEMS SYMPOSIUM (ICSYS), 2019,
  • [26] A New Low-Power Charge Pump with a Glitch-Free PFD for Speedup the Acquisition Process of a PLL in 65 nm CMOS Technology
    Ghasemian, Hossein
    Bahrami, Amin
    Abiri, Ebrahim
    Salehi, Mohammad Reza
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (06) : 2982 - 3006
  • [27] Low-power Capacitor Arrays for Charge Redistribution SAR A/D Converter in 65nm CMOS
    Tong, Xingyuan
    Zhu, Zhangming
    Yang, Yintang
    PROCEEDINGS OF THE 2009 PACIFIC-ASIA CONFERENCE ON CIRCUITS, COMMUNICATIONS AND SYSTEM, 2009, : 293 - 296
  • [28] A New Low-Power Charge Pump with a Glitch-Free PFD for Speedup the Acquisition Process of a PLL in 65 nm CMOS Technology
    Hossein Ghasemian
    Amin Bahrami
    Ebrahim Abiri
    Mohammad Reza Salehi
    Circuits, Systems, and Signal Processing, 2021, 40 : 2982 - 3006
  • [29] Design of a wideband low-power continuous-time ΣΔ modulator in 90 nm CMOS technology
    Fang Chen
    Till Kuendiger
    Shervin Erfani
    Majid Ahmadi
    Analog Integrated Circuits and Signal Processing, 2008, 54 : 187 - 199
  • [30] Design of a wideband low-power continuous-time ΣΔ modulator in 90 nm CMOS technology
    Chen, Fang
    Kuendiger, Till
    Erfani, Shervin
    Ahmadi, Majid
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2008, 54 (03) : 187 - 199
12345