共 20 条
[2]
Bhavsar D. K., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P311, DOI 10.1109/TEST.1999.805645
[5]
Multiple bit upset tolerant memory using a selective cycle avoidance based SEC-DED-DAEC code
[J].
25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS,
2007,
:349-+
[7]
ERROR DETECTING AND ERROR CORRECTING CODES
[J].
BELL SYSTEM TECHNICAL JOURNAL,
1950, 29 (02)
:147-160
[10]
Built in self repair for embedded high density SRAM
[J].
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS,
1998,
:1112-1119