Using Single Error Correction Codes to Protect Against Isolated Defects and Soft Errors

被引:5
作者
Argyrides, Costas [1 ]
Reviriego, Pedro [2 ]
Antonio Maestro, Juan [2 ]
机构
[1] EVOLVI T, Div Res, CY-3010 Limassol, Cyprus
[2] Univ Antonio Nebrija, Dept Ingn Informat, Madrid 28040, Spain
关键词
Defects; error correcting codes; fault tolerance; soft errors; SELF-REPAIR; RELIABILITY; REDUNDANCY; MEMORIES;
D O I
10.1109/TR.2013.2240901
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Different techniques have been used to deal with defects and soft errors. Repair techniques are commonly used for defects, while error correction codes are used for soft errors. Recently, some proposals have been made to use error correction codes to deal with defects. In this paper, we analyze the impact on reliability of such approaches that use error correction codes, which in addition to soft errors can resolve defects, at the cost of reduced ability to correct soft errors. The results showed that low defect rates or small memory sizes are required to have a low impact on reliability. Additionally, a technique that can improve reliability is proposed and analyzed. The results show that our new approach can achieve a similar reliability in terms of time to failure as that of a defect free memory at the cost of a more complex decoding algorithm.
引用
收藏
页码:238 / 243
页数:6
相关论文
共 20 条
[1]   SRAM Interleaving Distance Selection With a Soft Error Failure Model [J].
Baeg, Sanghyeon ;
Wen, ShiJie ;
Wong, Richard .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (04) :2111-2118
[2]  
Bhavsar D. K., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P311, DOI 10.1109/TEST.1999.805645
[3]   THE RELIABILITY OF SINGLE-ERROR PROTECTED COMPUTER MEMORIES [J].
BLAUM, M ;
GOODMAN, R ;
MCELIECE, R .
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (01) :114-119
[4]   Design of a fault tolerant Solid State Mass Memory [J].
Cardarilli, GC ;
Leandri, A ;
Marinucci, P ;
Ottavi, M ;
Pontarelli, S ;
Re, M ;
Salsano, A .
IEEE TRANSACTIONS ON RELIABILITY, 2003, 52 (04) :476-491
[5]   Multiple bit upset tolerant memory using a selective cycle avoidance based SEC-DED-DAEC code [J].
Dutta, Avijit ;
Touba, Nur A. .
25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, :349-+
[6]   THE RELIABILITY OF SEMICONDUCTOR RAM MEMORIES WITH ON-CHIP ERROR-CORRECTION CODING [J].
GOODMAN, RM ;
SAYANO, M .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1991, 37 (03) :884-896
[7]   ERROR DETECTING AND ERROR CORRECTING CODES [J].
HAMMING, RW .
BELL SYSTEM TECHNICAL JOURNAL, 1950, 29 (02) :147-160
[8]   A FLEXIBLE REDUNDANCY TECHNIQUE FOR HIGH-DENSITY DRAMS [J].
HORIGUCHI, M ;
ETOH, J ;
AOKI, M ;
ITOH, K ;
MATSUMOTO, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (01) :12-17
[9]   A CLASS OF OPTIMAL MINIMUM ODD-WEIGHT-COLUMN SEC-DED CODES [J].
HSIAO, MY .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1970, 14 (04) :395-&
[10]   Built in self repair for embedded high density SRAM [J].
Kim, I ;
Zorian, Y ;
Komoriya, G ;
Pham, H ;
Higgins, FP ;
Lewandowski, JL .
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :1112-1119