Spike based normalizing Hebbian learning in an analog VLSI artificial neuron

被引:8
|
作者
Häfliger, P [1 ]
Mahowald, M [1 ]
机构
[1] ETH Zurich, UNIZ, Inst Neuroinformat, CH-8006 Zurich, Switzerland
关键词
temporal correlation; spike based learning; Hebbian learning rule; neuromorphic hardware; Riccati equation;
D O I
10.1023/A:1008351103449
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recent neurophysiological results indicate that changes in synaptic efficacy are dependent on cooccurrence of a pre and a postsynaptic spike at the synapse [5,8]. There are only a few models of parts of the nervous system that use temporal correlation of single spikes in learning [1]. Ln most models of artificial neural networks neurons communicate by analog signals representing frequencies, and their learning rules are also defined on these continuous signals. Timing of single spikes is not used, nor is it represented. This simplification has proven useful in many applications and it makes simulations in software simpler and faster. Spiking systems have been avoided because they are computationally more difficult. However, by implementing spiking and learning artificial neurons in analog VLSI it is possible to examine the behavior of these more detailed models in real time. This is why ourselves and others [4] have started to use silicon models of spiking learning neurons. We have formulated one possible mechanism of weight normalization: a Hebbian learning rule that makes use of temporal correlations between single spikes. We have implemented it on a CMOS chip and demonstrate its normalizing behavior.
引用
收藏
页码:133 / 139
页数:7
相关论文
共 50 条
  • [21] Circuits for VLSI implementation of temporally-asymmetric Hebbian learning
    Bofill, A
    Murray, AF
    Thompson, DP
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 14, VOLS 1 AND 2, 2002, 14 : 1091 - 1098
  • [22] A Hebbian-Based Reinforcement Learning Framework for Spike-Timing-Dependent Synapses
    El-Laithy, Karim
    Bogdan, Martin
    ARTIFICIAL NEURAL NETWORKS-ICANN 2010, PT II, 2010, 6353 : 160 - 169
  • [23] Spike timing-dependent plasticity: A Hebbian learning rule
    Caporale, Natalia
    Dan, Yang
    ANNUAL REVIEW OF NEUROSCIENCE, 2008, 31 : 25 - 46
  • [24] Biologically plausible VLSI neural network implementation with asynchronous neuron and spike-based synapse
    Han, IS
    Proceedings of the International Joint Conference on Neural Networks (IJCNN), Vols 1-5, 2005, : 3244 - 3248
  • [25] An Efficient VLSI Architecture for Multi-Channel Spike Sorting Using a Generalized Hebbian Algorithm
    Chen, Ying-Lun
    Hwang, Wen-Jyi
    Ke, Chi-En
    SENSORS, 2015, 15 (08) : 19830 - 19851
  • [26] Adaptation, learning and storage in analog VLSI
    Cauwenberghs, G
    NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 273 - 278
  • [27] VLSI implementation of neuron with improved spike-control and energy efficiency
    Singh, Mohini
    Gamad, R. S.
    2017 8TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2017,
  • [28] ANALOG VLSI INTEGRATE-AND-FIRE NEURON WITH FREQUENCY ADAPTATION
    SCHULTZ, SR
    JABRI, MA
    ELECTRONICS LETTERS, 1995, 31 (16) : 1357 - 1358
  • [29] An FPGA-based Accelerator for Analog VLSI Artificial Neural Network Emulation
    van Liempd, Barend
    Herrera, Daniel
    Figueroa, Miguel
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 771 - 778
  • [30] A Simple Probabilistic Spiking Neuron Model with Hebbian Learning Rules
    Wu, Ting
    Fu, Siyao
    Cheng, Long
    Zheng, Rui
    Wang, Xiuqing
    Kuai, Xinkai
    Yang, Guosheng
    2012 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2012,