RTOS targets DSP and multiprocessor configurations

被引:0
作者
Cravotta, R
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:24 / 24
页数:1
相关论文
共 50 条
[41]   MULTIPROCESSOR IMPLEMENTATION OF REAL-TIME DSP ALGORITHMS [J].
WANG, DJ ;
HU, YH .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) :393-403
[42]   Mapping of video decoder software on a VLIW DSP multiprocessor [J].
Freimann, A ;
Brune, T ;
Pirsch, P .
MULTIMEDIA HARDWARE ARCHITECTURES 1998, 1998, 3311 :67-78
[44]   PHILIPS TARGETS DSP DESIGNERS [J].
CHILD, J .
COMPUTER DESIGN, 1995, 34 (08) :18-18
[45]   Online data reduction with a DSP-FPGA multiprocessor system [J].
Balzer, M ;
Stripf, H .
ISSPA 2001: SIXTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOLS 1 AND 2, PROCEEDINGS, 2001, :619-622
[46]   Online data reduction with a DSP-FPGA multiprocessor system [J].
Balzer, M ;
Stripf, H .
DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2, 2002, :819-822
[47]   Feedback control and beam diagnostic algorithms for is multiprocessor DSP system [J].
Teytelman, D ;
Claus, R ;
Fox, J ;
Hindi, H ;
Linscott, I ;
Prabhakar, S ;
Drago, A ;
Stover, G .
BEAM INSTRUMENTATION - PROCEEDINGS OF THE SEVENTH WORKSHOP, 1997, (390) :390-397
[48]   MDST: Multiprocessor DSP Simulation Toolkit for Voice Processing Applications [J].
Sedaghati-Mokhtari, Naser ;
Bojnordi, Mahdi Nazm ;
Fakhraie, Sied Mehdi .
PROCEEDINGS OF MASCOTS '07: 15TH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, 2007, :173-178
[49]   Contention-conscious transaction ordering in multiprocessor DSP systems [J].
Khandelia, M ;
Bambha, NK ;
Bhattacharyya, SS .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (02) :556-569
[50]   A FLEXIBLE MODULE LIBRARY FOR CUSTOM DSP APPLICATIONS IN A MULTIPROCESSOR ENVIRONMENT [J].
BLOKKEN, E ;
DEKEULENAER, H ;
CATTHOOR, F ;
DEMAN, HJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (03) :720-729