共 50 条
[31]
ADA FOR CLOSELY COUPLED MULTIPROCESSOR TARGETS
[J].
TRI-ADA 89 : INDUSTRY, ACADEMIA, GOVERNMENT: ADA TECHNOLOGY IN CONTEXT : APPLICATION, DEVELOPMENT, AND DEPLOYMENT,
1989,
:450-461
[32]
A DESIGN TOOL FOR HARDWARE AND SOFTWARE FOR MULTIPROCESSOR DSP SYSTEMS
[J].
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3,
1989,
:1407-1410
[33]
Multiprocessor DSP scheduling in system-on-a-chip architectures
[J].
EUROMICRO RTS 2002: 14TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, PROCEEDINGS,
2002,
:231-238
[35]
The application of a DSP multiprocessor subsystem in voice box system
[J].
1996 INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, VOLUMES 1 AND 2 - PROCEEDINGS,
1996,
:201-204
[36]
SCHEDULING STRATEGIES FOR MULTIPROCESSOR REAL-TIME DSP
[J].
DALLAS GLOBECOM 89, VOLS 1-3: COMMUNICATIONS TECHNOLOGY FOR THE 1990S AND BEYOND,
1989,
:1279-1283
[37]
A multiprocessor DSP system using PADDI-2
[J].
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS,
1998,
:62-65
[39]
Intermediate Representations for Design Automation of Multiprocessor DSP Systems
[J].
Design Automation for Embedded Systems,
2002, 7
:307-323
[40]
Latency-constrained resynchronization for multiprocessor DSP implementation
[J].
INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS,
1996,
:365-380