RTOS targets DSP and multiprocessor configurations

被引:0
作者
Cravotta, R
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:24 / 24
页数:1
相关论文
共 50 条
[21]   Impacts of multiprocessor configurations on workloads in bioinformatics [J].
Wu, Youfeng ;
Breternitz, Mauricio, Jr. ;
Ying, Victor .
19TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2007, :105-113
[22]   Architecture targets multiprocessor SOCs [J].
Cravotta, R .
EDN, 2001, 46 (17) :20-20
[23]   Configurable multiprocessor platform with RTOS for distributed execution of UML 2.0 designed applications [J].
Arpinen, Tero ;
Kukkala, Petri ;
Salminen, Erno ;
Hannikainen, Marko ;
Hamalainen, Timo D. .
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, :1324-+
[24]   An efficient time annotation technique in abstract RTOS simulations for multiprocessor task migration [J].
Zabel, Henning ;
Mueller, Wolfgang .
DISTRIBUTED EMBEDDED SYSTEMS: DESIGN, MIDDLEWARE AND RESOURCES, 2008, :181-190
[25]   SWIFTNET PROTOCOL SUPPORTS MULTIPROCESSOR DSP DEVELOPMENT [J].
WILLIAMS, T .
COMPUTER DESIGN, 1994, 33 (03) :122-122
[26]   IMPLEMENTATION OF FFT ALGORITHMS ON DSP MULTIPROCESSOR SYSTEMS [J].
FORSTER, J ;
GRUNDMANN, L ;
KOTHE, H .
TECHNISCHES MESSEN, 1991, 58 (03) :115-121
[27]   Genetic algorithm based DSP multiprocessor scheduling [J].
Amphlett, RW ;
Bull, DR .
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, :253-256
[28]   A CONFIGURABLE MULTIPROCESSOR SYSTEM FOR DSP BEHAVIORAL SIMULATION [J].
KOH, W ;
YEUNG, A ;
HOANG, P ;
RABAEY, J .
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, :1403-1406
[29]   CONSTRUCTING MINIMUM PATH CONFIGURATIONS FOR MULTIPROCESSOR SYSTEMS [J].
CHALMERS, AG ;
GREGORY, S .
PARALLEL COMPUTING, 1993, 19 (03) :343-355
[30]   DEBUG SYSTEM TARGETS MULTIPROCESSOR DESIGN [J].
NOELCKE, G .
COMPUTER DESIGN, 1986, 25 (20) :105-&