An FPGA Implementation for Image Interpretation Based on Adaptive Boosting Algorithm in the Real-Time Systems

被引:3
|
作者
Ibarra-Manzano, Mario-Alberto [1 ]
Almanza-Ojeda, Dora-Luz [2 ]
机构
[1] Univ Guanajuato, Dept Elect, Digital Signal Proc Lab, DICIS, Carretera Salamanca Valle Santiago Km 3-5 1-8 Km, Guanajuato 36885, Mexico
[2] Univ Polit ecnica Guan, Dept Ingenier ia Robotica, Guanajuato 38483, Mexico
来源
2012 IBEROAMERICAN CONFERENCE ON ELECTRONICS ENGINEERING AND COMPUTER SCIENCE | 2012年 / 3卷
关键词
Adaptive Boosting Algorithm; Texture and Color Features; FPGA Architecture; Real-Time Systems;
D O I
10.1016/j.protcy.2012.03.020
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents an FPGA architecture for objects classification based on Adaptive Boosting algorithm. The architecture uses the color and texture features as input attributes to discriminate the objects in a scene. Moreover, the architecture design takes into account the requirements of real-time processing. To this end, it was optimized for reusing the texture feature modules, giving, in this way, a more complete model for each object and becoming easier the object-discrimination process. The reuses technique allows to increase the information of the object model without decrease the performance or drastically increase the area used on the FPGA. The architecture classifies 30 dense images per second of size 640 x 480 pixels. Both, classification architecture and optimization technique, are described and compared with others architectures founded in the literature. The conclusions and perspectives are given at the end of this document. (C) 2012 Published by Elsevier Ltd.
引用
收藏
页码:187 / 195
页数:9
相关论文
共 50 条
  • [31] Adaptive resource management middleware in distributed real-time systems
    School of Computer Science and Engineering, University of Electronic Science and Technology of China, Chengdu 610054, China
    不详
    Dianzi Keji Diaxue Xuebao, 2008, 1 (101-104):
  • [32] FPGA-Based Real-Time Emulation of Power Electronic Systems With Detailed Representation of Device Characteristics
    Myaing, Aung
    Dinavahi, Venkata
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (01) : 358 - 368
  • [33] FPGA-based acceleration of mutual information calculation for real-time 3D image registration
    Castro-Pareja, CR
    Jagadeesh, JM
    Shekhar, R
    REAL-TIME IMAGING VIII, 2004, 5297 : 212 - 219
  • [34] Multitarget Real-Time Path Planning Using Double Adaptive A Algorithm
    Pu, Xiandong
    Zhang, Chunyan
    Zhang, Jianlei
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2023, 59 (04) : 4301 - 4312
  • [35] A Comparison of FPGA and GPU for Real-Time Phase-Based Optical Flow, Stereo, and Local Image Features
    Pauwels, Karl
    Tomasi, Matteo
    Diaz, Javier
    Ros, Eduardo
    Van Hulle, Marc M.
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (07) : 999 - 1012
  • [36] FPGA-Based Real-Time Emulation of Power Electronic Systems With Detailed Representation of Device Characteristics
    Myaing, Aung
    Dinavahi, Venkata
    2011 IEEE POWER AND ENERGY SOCIETY GENERAL MEETING, 2011,
  • [37] An FPGA-based 3D image processor with median and convolution filters for real-time applications
    Venugopal, S
    Castro-Pareja, CR
    Dandekar, O
    REAL-TIME IMAGING IX, 2005, 5671 : 174 - 182
  • [38] Image compression technology for real-time systems of remote sensing
    Chicheva, MA
    Gashnikov, MV
    Glumov, NI
    Sergeyev, VV
    INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND CONTROL TECHNOLOGIES, VOL 5, PROCEEDINGS, 2004, : 237 - 241
  • [39] A Real-Time Image Row-Compression Method for High-Definition USB Cameras Based on FPGA
    Xie, Longhua
    Zhang, Zhiyong
    Zhao, Tingyu
    IEEE ACCESS, 2024, 12 : 64663 - 64671
  • [40] FPGA-based real-time optical-flow system
    Díaz, J
    Ros, E
    Pelayo, F
    Ortigosa, EM
    Mota, S
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2006, 16 (02) : 274 - 279