5-bit 12.5 Gsamples/s Analog-to-Digital Converter for a Digital Receiver in a Synchronous Optical QPSK Transmission System

被引：2
|
作者：
Adamczyk, O. [1 ]
Noe, R. [1 ]
机构：
[1] Univ Gesamthsch Paderborn, EIM E, D-33098 Paderborn, Germany
来源：
2008 DIGEST OF THE LEOS SUMMER TOPICAL MEETINGS | 2008年
关键词：
Optical communication; analog-to-digital converter; quadrature phase shift keying; synchronous detection; real-time systems;
D O I：
10.1109/LEOSST.2008.4590518
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
We present the implementation of an analog-to-digital converter in a SiGe BiCMOS technology. The converter has a resolution of 5 bits with a sampling rate > 12.5 Gsamples/s and consumes 4.3 W of power.
引用
收藏
页码：119 / 120
页数：2
相关论文
共 44 条
  • [1] Analog-to-Digital Converter Selection for Digital Receiver
    Danilaev, D. P.
    2019 SYSTEMS OF SIGNAL SYNCHRONIZATION, GENERATING AND PROCESSING IN TELECOMMUNICATIONS (SYNCHROINFO), 2019,
  • [2] A 600MS/s, 5-bit pipelined analog-to-digital converter for serial-link applications
    Varzaghani, A
    Yang, CKK
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 276 - 279
  • [3] A tactless analog-to-digital converter with bit-by-bit equilibration
    Dudkin M.M.
    Tsytovich L.I.
    Lokhov S.P.
    Russian Electrical Engineering, 2015, 86 (12) : 703 - 708
  • [4] A 6GS/s, 4-bit receiver analog-to-digital converter with embedded DFE
    Varzaghani, A
    Yang, CKK
    2005 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2005, : 322 - 325
  • [5] OPTICAL QPSK TRANSMISSION-SYSTEM WITH NOVEL DIGITAL RECEIVER CONCEPT
    DERR, F
    ELECTRONICS LETTERS, 1991, 27 (23) : 2177 - 2179
  • [6] Design of a 12.5 GS/s 5-bit Folding A/D Converter
    Surano, Antonio
    Maloberti, Franco
    2010 FIRST IEEE LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2010, : 21 - 24
  • [7] A 10-bit 100 MS/s Successive Approximation Register Analog-To-Digital Converter Design
    Huang, Jhin-Fang
    Lai, Wen-Cheng
    Hsieh, Cheng-Gu
    IEICE TRANSACTIONS ON ELECTRONICS, 2014, E97C (08): : 833 - 836
  • [8] Synchronous QPSK transmission at 1.6 Gbit/s with standard DFB lasers and real-time digital receiver
    Pfau, T.
    Hoffmann, S.
    Peveling, R.
    Ibrahim, S.
    Adamczyk, O.
    Porrmann, M.
    Bhandare, S.
    Noe, R.
    Achiam, Y.
    ELECTRONICS LETTERS, 2006, 42 (20) : 1175 - 1176
  • [9] High-Speed CMOS Analog-to-Digital Converter for Front-End Receiver Applications
    Mariano, A.
    Goumballa, B.
    Dallet, D.
    Deval, Y.
    Begueret, J-B.
    SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 27 - 30
  • [10] A. 600-MS/s 5-bit pipeline A/D converter using digital reference calibration
    Varzaghani, A
    Yang, CKK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (02) : 310 - 319
12345