Enhanced logical stochastic resonance under periodic forcing

被引:58
作者
Kohar, Vivek [1 ]
Murali, K. [2 ]
Sinha, Sudeshna [1 ]
机构
[1] Indian Inst Sci Educ & Res IISER Mohali, Manauli Po 140306, Punjab, India
[2] Anna Univ, Dept Phys, Chennai 600025, Tamil Nadu, India
关键词
Stochastic resonance; Logical stochastic resonance; Noise assisted computation; POLARIZATION BISTABILITY; NOISE; GATE; VCSEL; SYSTEM;
D O I
10.1016/j.cnsns.2013.12.008
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
It was demonstrated recently that noise in an optimal window allows a bistable system to operate reliably as reconfigurable logic gates (Murali et al., 2009) [1], as well as a memory device (Kohar and Sinha, 2012) [11]. Namely, in a range of moderate noise, the system can operate flexibly, both as a NAND/AND/OR/NOR gate and a Set Reset latch. Here we demonstrate how the width of the optimal noise window can be increased by utilizing the constructive interplay of noise and periodic forcing, namely noise in conjunction with a periodic drive yields consistent logic outputs for all noise strengths below a certain threshold. Thus we establish that in scenarios where noise level is below the minimum threshold required for logical stochastic resonance (or stochastic resonance in general), we can add a periodic forcing to obtain the desired effects. Lastly, we also show how periodic forcing reduces the switching time, leading to faster operation of devices and lower latency effects. (C) 2014 Elsevier B. V. All rights reserved.
引用
收藏
页码:2866 / 2873
页数:8
相关论文
共 19 条
[1]   Synthetic gene networks as potential flexible parallel logic gates [J].
Ando, Hiroyasu ;
Sinha, Sudeshna ;
Storni, Remo ;
Aihara, Kazuyuki .
EPL, 2011, 93 (05)
[2]  
Bartee TC, 1991, COMPUTER ARCHITECTUR
[3]   A Noise-Assisted Reprogrammable Nanomechanical Logic Gate [J].
Guerra, Diego N. ;
Bulsara, Adi R. ;
Ditto, William L. ;
Sinha, Sudeshna ;
Murali, K. ;
Mohanty, P. .
NANO LETTERS, 2010, 10 (04) :1168-1171
[4]   Noise-free logical stochastic resonance [J].
Gupta, Animesh ;
Sohane, Aman ;
Kohar, Vivek ;
Murali, K. ;
Sinha, Sudeshna .
PHYSICAL REVIEW E, 2011, 84 (05)
[5]  
Hellen EH, 2013, PLOS ONE, DOI DOI 10.1371/J0URNAL.P0NE.0076032
[6]  
[7]   Noise-assisted morphing of memory and logic function [J].
Kohar, Vivek ;
Sinha, Sudeshna .
PHYSICS LETTERS A, 2012, 376 (8-9) :957-962
[8]  
Mano M. M., 1993, Computer System Architecture
[9]   Realization of reliable and flexible logic gates using noisy nonlinear circuits [J].
Murali, K. ;
Rajamohamed, I. ;
Sinha, Sudeshna ;
Ditto, William L. ;
Bulsara, Adi R. .
APPLIED PHYSICS LETTERS, 2009, 95 (19)
[10]   Reliable Logic Circuit Elements that Exploit Nonlinearity in the Presence of a Noise Floor [J].
Murali, K. ;
Sinha, Sudeshna ;
Ditto, William L. ;
Bulsara, Adi R. .
PHYSICAL REVIEW LETTERS, 2009, 102 (10)