Performance evaluation of a microprocessor with on-chip DRAM and high bandwidth internal bus

被引：2
|
作者：
Iwata, S [1 ]
Shimizu, T [1 ]
Korematu, J [1 ]
Dosaka, K [1 ]
Tsubota, H [1 ]
Saitoh, K [1 ]
机构：
[1] MITSUBISHI ELECTR CORP,ITAMI,HYOGO 664,JAPAN
来源：
PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1996年
关键词：
D O I：
10.1109/CICC.1996.511089
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：269 / 272
页数：4
相关论文
共 50 条
  • [1] Design and evaluation of high performance microprocessor with reconfigurable on-chip memory
    Ohneda, T
    Kondo, M
    Imai, M
    Nakamura, H
    APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 211 - 216
  • [2] On-chip capacitor measurement for high performance microprocessor
    Pham, NH
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1998, : 65 - 68
  • [3] A High-Performance On-Chip Bus (MSBUS) Design and Verification
    Yang, Xiaokun
    Andrian, Jean H.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (07) : 1350 - 1354
  • [4] On-chip coupled noise analysis of a high performance S/390 microprocessor
    Dansky, AH
    Smith, HH
    Williams, PM
    47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 817 - 825
  • [5] High bandwidth on-chip cache design
    Wilson, KM
    Olukotun, K
    IEEE TRANSACTIONS ON COMPUTERS, 2001, 50 (04) : 292 - 307
  • [6] Designing high bandwidth on-chip caches
    Wilson, KM
    Olukotun, K
    24TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS, 1997, : 121 - 132
  • [7] Dynamically configurable bus topologies for high-performance on-chip communication
    Sekar, Krishna
    Lahiri, Kanishka
    Raghunathan, Anand
    Dey, Sujit
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (10) : 1413 - 1426
  • [8] On-chip bus modeling for power and performance estimation
    Lee, Je-Hoon
    Cho, Young-Shin
    Kim, Seok-Man
    Cho, Kyoung-Rok
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION - PROCEEDINGS, 2007, 4599 : 200 - +
  • [9] High-speed/high-bandwidth design methodologies for on-chip DRAM core multimedia system LSI's
    Tsuruda, T
    Kobayashi, M
    Tsukude, M
    Yamagata, T
    Arimoto, K
    Yamada, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (03) : 477 - 482
  • [10] Development of a high bandwidth merged logic/DRAM multimedia chip
    Luk, WK
    Katayama, Y
    Hwang, W
    Wordeman, M
    Kirihata, T
    Satoh, A
    Munetoh, S
    Wong, H
    ElKareh, B
    Xiao, P
    Joshi, R
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 279 - 285
12345