Positive-Bias Temperature Instability Improvement of Poly-Si Thin-Film Transistor With HfO2 Gate Dielectric by Ammonia Plasma Treatment

被引:2
|
作者
Ma, William Cheng-Yu [1 ]
Lin, Zheng-Yi [1 ]
Huang, Yao-Sheng [1 ]
Huang, Bo-Siang [1 ]
Wu, Zheng-Da [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 804, Taiwan
关键词
High-kappa gate dielectrics; plasma passivation; positive-bias temperature instability (PBTI); thin-film transistors (TFTs); POLYCRYSTALLINE SILICON FILMS; ELECTRICAL-PROPERTIES; POLYSILICON TFT; LTPS-TFT; PERFORMANCE; RELIABILITY; PASSIVATION;
D O I
10.1109/TPS.2016.2602380
中图分类号
O35 [流体力学]; O53 [等离子体物理学];
学科分类号
070204 ; 080103 ; 080704 ;
摘要
In this paper, positive-bias temperature instability (PBTI) stress with different stress voltage at T = 125 degrees C is executed on the high-performance polycrystalline silicon (poly-Si) thin-film transistors (TFTs) with HfO2 gate dielectric and ammonia (NH3) plasma surface treatment. The NH3 plasma surface treatment on the poly-Si TFT with HfO2 gate dielectric can significantly decrease the threshold voltage (V-TH) approximately -1.86 V, reduce the subthreshold slope (S.S.) approximately -88 mV/decade, enhance the transconductance (G(m)) approximately 2.4x, and driving current (I-drv) approximately 2.34. In addition, the device degradation after PBTI stress with stress voltage V-G - V-TH = 7 V for 1000 s at T = 125 degrees C can also be improved after the NH3 plasma surface treatment, such as the suppressing of V-TH shift from 2.063 to 0.617 V, S.S. degradation quantity from 0.284 V/decade to 0.172 V/decade, and I-drv reduction from -77% to -44%. The improvement of the PBTI of poly-Si TFTs with NH3 plasma surface treatment is attributed to the suppression of oxide charge trapping effect and the degradation of interface state density (N-it) and grain boundary trap state density (N-GB).
引用
收藏
页码:3153 / 3157
页数:5
相关论文
共 50 条
  • [1] High-Performance Poly-Si Nanowire Thin-Film Transistors Using the HfO2 Gate Dielectric
    Lee, Chen-Ming
    Tsui, Bing-Yue
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (03) : 327 - 329
  • [2] Positive Gate Bias and Temperature-Induced Instability of α-InGaZnO Thin-Film Transistor With ZrLaO Gate Dielectric
    Huang, X. D.
    Song, J. Q.
    Lai, P. T.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 1899 - 1903
  • [3] Positive gate-bias temperature instability of ZnO thin-film transistor
    Liu Yu-Rong
    Su Jing
    Lai Pei-Tao
    Yao Ruo-He
    CHINESE PHYSICS B, 2014, 23 (06)
  • [4] Positive gate-bias temperature instability of ZnO thin-film transistor
    刘玉荣
    苏晶
    黎沛涛
    姚若河
    Chinese Physics B, 2014, 23 (06) : 606 - 611
  • [5] Low-temperature poly-Si thin-film transistor with a N2O-plasma ONO multilayer gate dielectric
    Chang, KM
    Yang, WC
    Hung, BF
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2004, 7 (07) : G148 - G150
  • [6] Performance improvement of poly-Si tunnel thin-film transistor by NH3 plasma treatment
    Ma, William Cheng-Yu
    Chen, Yi-Hsuan
    Lin, Zheng-Yi
    Huang, Yao-Sheng
    Huang, Bo-Siang
    Wu, Zheng-Da
    THIN SOLID FILMS, 2016, 618 : 178 - 183
  • [7] Improvement of Pentacene Organic Thin-Film Transistor by Using Fluorine Plasma-Treated or Ion-Implanted HfO2 as Gate Dielectric
    Han, Chuan Yu
    Tang, Wing Man
    Lai, P. T.
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [8] A novel gate-overlapped LDD poly-si thin-film transistor
    Choi, KY
    Han, MK
    IEEE ELECTRON DEVICE LETTERS, 1996, 17 (12) : 566 - 568
  • [9] Tr-gate Poly-Si Thin-Film Transistor with Nanowire Channels
    Hsu, Hsing-Hui
    Lin, Horng-Chih
    Huang, Tiao-Yuan
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 149 - +
  • [10] A poly-Si thin-film transistor EEPROM cell with a folded floating gate
    Hur, SH
    Lee, NI
    Lee, JW
    Han, CH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (02) : 436 - 438