Dynamic algorithm transforms for low-power reconfigurable adaptive equalizers

被引:11
作者
Goel, M [1 ]
Shanbhag, NR [1 ]
机构
[1] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA
基金
美国国家科学基金会;
关键词
algorithm transforms; equalizers; low power; reconfigurable; subscriber loops;
D O I
10.1109/78.790662
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present low-power reconfigurable adaptive equalizers derived via dynamic algorithm transforms (DAT's). The principle behind DAT is that conventional signal processing systems are designed for the worst case and are not energy-optimum on average. Therefore, significant energy savings can be achieved by optimally reconfiguring the hardware in these situations. Practical reconfiguration strategies for adaptive filters are-presented. These strategies are derived as a solution to an optimization problem. The optimization problem has energy as the objective function and a constraint on the algorithm performance (specifically the SNR), The DAT-based adaptive filter is employed as an equalizer for a 51.84 Mb/s very-high-speed digital subscriber loop (VDSL) over 24-pair BKMA cable. The channel nonstationarities are due to variations in cable length and number of far-end crosstalk (FEXT) interferers. For this application,:the traditional design is based on 1 kft cable length and 11 FEXT interferers. Tt was found that up to 81% energy savings can be achieved when cable length varies from 1-0.1 kft and the number of FEXT interferers varies from 11 to 4, On the average, 53% energy savings are achieved as compared with the conventional worst-case design.
引用
收藏
页码:2821 / 2832
页数:12
相关论文
共 47 条
[1]  
ABNOUS A, 1996, P IEEE VLSI SIGN PRO
[2]  
ALIDINA M, 1994, IEEE T VLSI SYST, V2, P398
[3]  
[Anonymous], ADAPTIVE FILTER THEO, DOI DOI 10.1109/ISCAS.2017.8050871
[4]  
[Anonymous], 1996, ACM T DES AUTOMAT EL, DOI 10.1145/225871.225877
[5]  
APPADWEDULA S, 1998, P INT C IM PROC CHIC
[6]  
Athas W. C., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P398, DOI 10.1109/92.335009
[7]  
BERTSEKAS DP, 1995, NONLINEAR PROGRAMMIN
[8]   MINIMIZING POWER-CONSUMPTION IN DIGITAL CMOS CIRCUITS [J].
CHANDRAKASAN, AP ;
BRODERSEN, RW .
PROCEEDINGS OF THE IEEE, 1995, 83 (04) :498-523
[9]   OPTIMIZING POWER USING TRANSFORMATIONS [J].
CHANDRAKASAN, AP ;
POTKONJAK, M ;
MEHRA, R ;
RABAEY, J ;
BRODERSEN, RW .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (01) :12-31
[10]   PERFORMANCE EVALUATION OF A MULTICHANNEL TRANSCEIVER SYSTEM FOR ADSL AND VHDSL SERVICES [J].
CHOW, PS ;
TU, JC ;
CIOFFI, JM .
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1991, 9 (06) :909-919