Dynamic algorithm transforms for low-power reconfigurable adaptive equalizers

被引:11
|
作者
Goel, M [1 ]
Shanbhag, NR [1 ]
机构
[1] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA
基金
美国国家科学基金会;
关键词
algorithm transforms; equalizers; low power; reconfigurable; subscriber loops;
D O I
10.1109/78.790662
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present low-power reconfigurable adaptive equalizers derived via dynamic algorithm transforms (DAT's). The principle behind DAT is that conventional signal processing systems are designed for the worst case and are not energy-optimum on average. Therefore, significant energy savings can be achieved by optimally reconfiguring the hardware in these situations. Practical reconfiguration strategies for adaptive filters are-presented. These strategies are derived as a solution to an optimization problem. The optimization problem has energy as the objective function and a constraint on the algorithm performance (specifically the SNR), The DAT-based adaptive filter is employed as an equalizer for a 51.84 Mb/s very-high-speed digital subscriber loop (VDSL) over 24-pair BKMA cable. The channel nonstationarities are due to variations in cable length and number of far-end crosstalk (FEXT) interferers. For this application,:the traditional design is based on 1 kft cable length and 11 FEXT interferers. Tt was found that up to 81% energy savings can be achieved when cable length varies from 1-0.1 kft and the number of FEXT interferers varies from 11 to 4, On the average, 53% energy savings are achieved as compared with the conventional worst-case design.
引用
收藏
页码:2821 / 2832
页数:12
相关论文
共 50 条
  • [1] Dynamic algorithm transforms for low-power reconfigurable adaptive equalizers
    Coordinated Science Laboratory, University of Illinois at Urbana-Chamnaign, Urbana, IL 61801, United States
    IEEE Trans Signal Process, 10 (2821-2832):
  • [2] Low-power, reconfigurable adaptive equalizer architecture
    Univ of Illinois at Urbana-Champaign, Urbana, United States
    Conf Rec Asilomar Conf Signals Syst Comput, (1391-1395):
  • [3] Low-power reconfigurable signal processing via dynamic algorithm transformations (DAT)
    Goel, M
    Shanbhag, NR
    PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3081 - 3084
  • [4] Dynamic algorithm transformations (DAT) for low-power adaptive signal processing
    Goel, M
    Shanbhag, NR
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 161 - 166
  • [5] Dynamic algorithm transformations (DAT) - A systematic approach to low-power reconfigurable signal processing
    Goel, M
    Shanbhag, NR
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (04) : 463 - 476
  • [6] Dynamic algorithm transformations (DAT) - a systematic approach to low-power reconfigurable signal processing
    Univ of Illinois at Urbana-Champaign, Urbana, United States
    IEEE Trans Very Large Scale Integr VLSI Syst, 4 (463-476):
  • [7] A Low-Power Circuit for Adaptive Dynamic Programming
    Zheng, Nan
    Mazumder, Pinaki
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 192 - 197
  • [8] Low-power reconfigurable processor
    Donohoe, GW
    Yeh, PS
    2002 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOLS 1-7, 2002, : 1969 - 1973
  • [9] Low-power implementation of FIR filters within an adaptive reconfigurable architecture
    Stefatos, Evangelos F.
    Bravos, Ilias
    Arslan, Tughrul
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1760 - 1763
  • [10] An adaptive algorithm for low-power streaming multimedia processing
    Acquaviva, A
    Benini, L
    Riccó, B
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 273 - 279