Self-Timed Ring Based True Random Number Generator: Threat Model and Countermeasures

被引:0
作者
Gimenez, Gregoire [1 ,2 ]
Cherkaoui, Abdelkarim [1 ]
Frisch, Raphael [1 ,3 ]
Fesquet, Laurent [1 ]
机构
[1] Univ Grenoble Alpes, CNRS, Grenoble INP, TIMA, F-38000 Grenoble, France
[2] Dolphin Integrat, F-38240 Meylan, France
[3] Univ Grenoble, LIG Lab, F-38330 Montbonnot St Martin, France
来源
2017 IEEE 2ND INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW) | 2017年
关键词
DESIGN;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Self-timed Ring based True Random Generators (STRNGs) extract randomness from the jitter of events evenly propagating in a Self-Timed Ring (STR) oscillator. Security of such generators is primarily based on an entropy assessment: an accurate model of the minimum entropy per output bit with physical measurement of the noise source. This assessment is reinforced with both entropy source monitoring and online testing of the output bits. This paper addresses the security of the STRNG. First we identify potential vulnerabilities on the generator and define a threat model. Based on this threat model, we analyze the effect of active attacks in analog simulations (in a 55 nm technology), and by emulating them in a high-level simulation model. Then, we propose simple and efficient countermeasures to thwart attacks focusing on the generator. Finally, we evaluate the output sequences before and after attacks to validate the proposed countermeasures.
引用
收藏
页码:31 / 38
页数:8
相关论文
共 14 条
  • [1] Bayon Pierre, 2012, Constructive Side-Channel Analysis and Secure Design. Proceedings Third International Workshop, COSADE 2012, P151, DOI 10.1007/978-3-642-29912-4_12
  • [2] CHERKAOUI A, 2013, SER CHES, V13, P179
  • [3] A Self-timed Ring Based True Random Number Generatora
    Cherkaoui, Abdelkarim
    Fischer, Viktor
    Aubert, Alain
    Fesquet, Laurent
    [J]. 2013 IEEE 19TH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2013, : 99 - 106
  • [4] Cherkaoui A, 2012, DES AUT TEST EUROPE, P1325
  • [5] Fairbanks S., 2009, TECH REP
  • [6] Fischer Viktor, 2012, Constructive Side-Channel Analysis and Secure Design. Proceedings Third International Workshop, COSADE 2012, P167, DOI 10.1007/978-3-642-29912-4_13
  • [7] Hamon J, 2008, INT SYMP ASYNCHRON C, P29, DOI 10.1109/ASYNC.2008.16
  • [8] Killmann W, 2008, LECT NOTES COMPUT SC, V5154, P146, DOI 10.1007/978-3-540-85053-3_10
  • [9] Markettos AT, 2009, LECT NOTES COMPUT SC, V5747, P317
  • [10] Fault Attacks on STRNGs: Impact of Glitches, Temperature, and Underpowering on Randomness
    Martin, Honorio
    Korak, Thomas
    Millan, Enrique San
    Hutter, Michael
    [J]. IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2015, 10 (02) : 266 - 277