Design-Space Exploration of Ultra-Low Power CMOS Logic Gates in a 28 nm FD-SOI Technology

被引：0
|
作者：
Vohrmann, Marten [1 ]
Geisler, Philippe [1 ]
Jungeblut, Thorsten [1 ]
Rueckert, Ulrich [1 ]
机构：
[1] Bielefeld Univ, Cognitron & Sensor Syst Grp, CITEC, D-33619 Bielefeld, Germany
来源：
2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD) | 2017年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Logic gates for ultra-low voltages suffer from speed and robustness degradations, which are highly associated with the process technology. In this work a methodology for the automated design-space exploration of standard logic gates for a 28nm FD-SOI technology is shown. Comprehensive design space explorations of inverter and nand2 gates show the benefits of back-biasing at sub-threshold supply voltages. A comparison of Pareto points with a common energy consumption of 1 fJ shows that for the inverter minimum variation of 3.66% is achieved utilizing 4 stacking transistors (LVT type), while delay is increased by 21 %. For nand2 gates the standard CMOS implementations (LVT type) outperforms transmission gates and stacked transmission gates in terms of variation (3.84 %) and delay (2.99 ns).
引用
收藏
页数：4
相关论文
共 50 条
  • [41] Compact MOS Structure & Design for Ion-Ioff Thermal control in 28nm UTBB FD-SOI CMOS technology
    Lethiecq, R.
    Bawedin, M.
    Galy, Ph.
    17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,
  • [42] Linearization Technique of Low Power Opamps in CMOS FD-SOI Technologies
    Kuzmicz, Wieslaw
    ELECTRONICS, 2021, 10 (15)
  • [43] IF Polyphase Filter Design and Calibration with Back-gate Biasing in 28 nm FD-SOI Technology
    Derlecki, Mariusz
    Borejko, Tomasz
    Pleskacz, Witold A.
    2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 334 - 338
  • [44] Experimental exploration of ultra-low power CMOS design space using SOIAS dynamic VT control technology
    Yang, I
    Lochtefeld, A
    Narendra, S
    Chandrakasan, A
    Antoniadis, DA
    1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 76 - 77
  • [45] Common source power amplifier design for 5G application in 28-nm UTBB FD-SOI technology
    Mohsen, Ali
    Ayoub, Mohammad Jaafar
    Alloush, Mostafa
    Harb, Adnan
    Deltimple, Nathalie
    Serhane, Abraham
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2018, 96 : 273 - 278
  • [46] A New 77 GHz Sampling Mixer in 28-nm FD-SOI CMOS Technology for Automotive Radar application
    Flete, Alexandre
    Viallon, Christophe
    Cathelin, Philippe
    Parra, Thierry
    2022 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS 2022), 2022, : 742 - 745
  • [47] Two mm-Wave VCOs in 28-nm UTBB FD-SOI CMOS
    Forsberg, Therese
    Wernehag, Johan
    Nejdel, Anders
    Sjoland, Henrik
    Tormanen, Markus
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2017, 27 (05) : 509 - 511
  • [48] In-situ heater for thermal assist recovery of MOS devices in 28 nm UTBB FD-SOI CMOS technology
    Galy, P.
    Lethiecq, R.
    Bawedin, M.
    SOLID-STATE ELECTRONICS, 2020, 168
  • [49] Extended investigation of a novel MOS device for in-situ heating in 28 nm UTBB FD-SOI CMOS technology
    Lethiecq, R.
    Bawedin, M.
    Galy, P.
    2019 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2019,
  • [50] 28-nm FD-SOI CMOS RF Figures of Merit Down to 4.2 K
    Nyssens, Lucas
    Halder, Arka
    Esfeh, Babak Kazemi
    Planes, Nicolas
    Flandre, Denis
    Kilchytska, Valeriya
    Raskin, Jean-Pierre
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (08): : 646 - 654
12345