Effects of 3D Via and Die Attach on Power Integrity of a Packaged IC

被引：0
|
作者：
Lin, Yi-Chieh [1 ]
Lin, Yu-Chih [1 ]
Horng, T. -S. [1 ]
Hwang, Lih-Tyng [1 ]
机构：
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung, Taiwan
来源：
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012) | 2012年
关键词：
Ceramics; through vias; power integrity;
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
In this paper, we first investigated the effects of 3D single and multi-via(s) on power integrity of a packaged IC. Backside vias have been an essential element in MMIC technology. This paper analyzed and characterized single and multiple backside via(s). The results of this investigation can be used as a design guideline for the now very popular Through Silicon Via (TSV) technology. We also investigated how die attach techniques (vias with silver epoxy or vias with blanket Cu) affected the distribution of return ground currents. We mainly wanted to know if silver epoxy can be adequately applied in millimeter wave frequencies. This study will offer insights to future package designs that employ Cu-to-Cu bonding technology.
引用
收藏
页码：277 / 279
页数：3
相关论文
共 50 条
  • [21] A 3D IC Designs Partitioning Algorithm with Power Consideration
    Chang, Ho-Lin
    Lai, Hsiang-Cheng
    Hsueh, Tsu-Yun
    Cheng, Wei-Kai
    Chi, Mely Chen
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 137 - 142
  • [22] 3-D Modeling and Characterization for Die Attach Process
    Bu, Lin
    Ching, Wai Leong
    Ling, Ho Siow
    Rhee, Min Woo
    Fen, Yong Puay
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (10): : 1567 - 1575
  • [23] Analysis of Thermal Effects of Through Silicon Via in 3D IC using Infrared Microscopy
    Shin, Yoonhwan
    Kim, Sarah Eunkyung
    Kim, Sungdong
    2015 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND 2015 IEEE MATERIALS FOR ADVANCED METALLIZATION CONFERENCE (IITC/MAM), 2015, : 249 - 251
  • [24] Managing Signal, Power and Thermal Integrity for 3D Integration
    Swaminathan, Madhavan
    2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
  • [25] Signal Integrity in High Speed 3D IC Design- A Case Study
    Harb, Shadi M. S.
    Eisenstadt, William
    2021 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2021,
  • [26] EXPERIMENTAL MEASUREMENT OF INTER-DIE THERMAL RESISTANCE IN A. TWO DIE 3D IC
    Choobineh, Leila
    Jain, Ankur
    Jones, Jared
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION, 2016, VOL. 10, 2017,
  • [27] Power Integrity Modeling, Measurement and Analysis of Seven-Chip Stack for TSV-based 3D IC Integration
    Lee, Hui Min
    Liu, En-Xiao
    Samudra, G. S.
    Li, Er-Ping
    2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 689 - 692
  • [28] Performance Characterization of TSV in 3D IC via Sensitivity Analysis
    You, Jhih-Wei
    Huang, Shi-Yu
    Kwai, Ding-Ming
    Chou, Yung-Fa
    Wu, Cheng-Wen
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 389 - 394
  • [29] Thermal assessment of copper through silicon via in 3D IC
    Shin, Younhwan
    Kim, Sarah Eunkyung
    Kim, Sungdong
    MICROELECTRONIC ENGINEERING, 2016, 156 : 2 - 5
  • [30] Thermal-aware 3D IC placement via transformation
    Cong, Jason
    Luo, Guojie
    Wei, Jie
    Zhang, Yan
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 780 - +
12345