Effects of 3D Via and Die Attach on Power Integrity of a Packaged IC

被引：0
|
作者：
Lin, Yi-Chieh [1 ]
Lin, Yu-Chih [1 ]
Horng, T. -S. [1 ]
Hwang, Lih-Tyng [1 ]
机构：
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung, Taiwan
来源：
2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012) | 2012年
关键词：
Ceramics; through vias; power integrity;
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
In this paper, we first investigated the effects of 3D single and multi-via(s) on power integrity of a packaged IC. Backside vias have been an essential element in MMIC technology. This paper analyzed and characterized single and multiple backside via(s). The results of this investigation can be used as a design guideline for the now very popular Through Silicon Via (TSV) technology. We also investigated how die attach techniques (vias with silver epoxy or vias with blanket Cu) affected the distribution of return ground currents. We mainly wanted to know if silver epoxy can be adequately applied in millimeter wave frequencies. This study will offer insights to future package designs that employ Cu-to-Cu bonding technology.
引用
收藏
页码：277 / 279
页数：3
相关论文
共 50 条
  • [1] Die attach film performance in 3D QFN stacked die
    Jalar, A.
    Rosle, M.F.
    Hamid, M.A.A.
    WSEAS Transactions on Applied and Theoretical Mechanics, 2008, 3 (03): : 104 - 113
  • [2] Die attach quality control of 3D stacked dies
    Rencz, M
    Székely, V
    Courtois, B
    Zhang, L
    Howard, N
    Nguyen, L
    29TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2004, : 78 - 84
  • [3] Dicing Die Attach Film for 3D Stacked Die QFN Packages
    Abdullah, S.
    Yusof, S. Mohd
    Ahmad, I.
    Jalar, A.
    Daud, R.
    32ND IEEE/CPMT INTERNATIONAL ELECTRONIC MANUFACTURING TECHNOLOGY SYMPOSIUM, 2007, : 44 - +
  • [4] Effects of polymer die attach leadframe interface integrity on thermal performance of power semiconductor packages
    Chuang, SF
    Kee, DR
    47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 1061 - 1067
  • [5] Enhanced CDM-Robustness for the Packaged IC with the Extra Bonding Wire to the Die-Attach Plate
    Kao, Tzu-Cheng
    Lee, Jian-Hsing
    Lien, Chen-Hsin
    Wang, Chih-Hsien
    Tai, Kuang-Cheng
    Su, Hung-Der
    2015 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2015,
  • [6] Effect of die bonding condition for die attach film performance in 3D QFN stacked die
    Jalar, A.
    Rosle, M. F.
    Hamid, M. A. A.
    NEW ASPECTS OF MICROELECTRONICS, NANOELECTRONICS, OPTOELECTRONICS, 2008, : 31 - 35
  • [7] Signal Integrity Modeling and Measurement of TSV in 3D IC
    Kim, Joohee
    Kim, Joungho
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 13 - 16
  • [8] Simultaneous power and thermal integrity driven via stapling in 3D ICs
    Yu, Hao
    Ho, Joanna
    He, Lei
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 808 - 808
  • [9] Decapsulation Method for 3D Stacked-die Packaged Devices
    Lin, Xiaoling
    Liang, Chaohui
    2020 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2020,
  • [10] Exploiting Die-to-Die Thermal Coupling in 3D IC Placement
    Athikulwongse, Krit
    Pathak, Mohit
    Lim, Sung Kyu
    2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 741 - 746
12345