VHDL generation from hierarchical Petri net specifications of parallel controllers

被引：24

作者：

Fernandes, JM ^{[1
]}

Adamski, M ^{[1
]}

Proenca, AJ ^{[1
]}

机构：

[1] UNIV MINHO,DEPT ELET IND,P-4800 GUIMARAES,PORTUGAL

来源：

IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES | 1997年 / 144卷 / 02期

关键词：

VHDL generation; parallel controllers; Petri nets;

D O I：

10.1049/ip-cdt:19970845

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Parallel controllers can be best specified using a description with a formal support to validate structural and dynamic properties. Petri nets (PN) can provide an adequate means to model and to animate parallel systems based on the control and data path approach, in a hierarchically structured way. A set of tools was developed to allow formal validation of parallel controllers, based on hierarchical PN-based specifications and to automatically generate RT-level VHDL code. An example of a VLSI chip design, the transputer link adapter, shows the capabilities of this methodology and associated tools.

引用

页码：127 / 137

页数：11

共 30 条

[1]

ADAMSKI M, 1991, FPGAS

[2]

Adamski MA, 1995, ISIE '95 - PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1 AND 2, P700, DOI 10.1109/ISIE.1995.497271

[3]

AGARWAL S, 1990, 1990 VHDL FALL US GR, P51

[4]

Baker Louis, 1993, VHDL PROGRAMMING ADV

[5]

BELHADJ H, 1993, SYNTHESIS CONTROL DO, P91

[6]

BENDERS LPM, 1992, COMPUTER SYSTEMS AND SOFTWARE ENGINEERING, P612, DOI 10.1109/CMPEUR.1992.218464

[7]

BERGE JM, 1992, SYSTEM MODELING, P129

[8] PETRI-NET-BASED ALGORITHMS FOR PARALLEL-CONTROLLER SYNTHESIS [J].

BILINSKI, K ;

ADAMSKI, M ;

SAUL, JM ;

DAGLESS, EL .

IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (06) :405-412

[9]

ELES P, 1994, EURO-DAC '94 WITH EURO-VHDL 94, PROCEEDINGS, P540

[10]

FERNANDES JM, 1995, 16 INT C APPL THEOR

← 1 2 3 →