Non-planar substrate effect on the interface trap capacitance of metal-oxide-semiconductor structures with ultra thin oxides

被引:6
|
作者
Tseng, Po-Hao [1 ]
Hwu, Jenn-Gwo [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Dept Elect Engn, Taipei 10617, Taiwan
关键词
ELECTRICAL CHARACTERISTICS; THERMAL-OXIDATION; TUNNELING CURRENT; SILICON; THICKNESS;
D O I
10.1063/1.4761972
中图分类号
O59 [应用物理学];
学科分类号
摘要
Redistribution of interface trap capacitance (Cit) was observed in non-planar substrate metal-oxide-semiconductor (MOS) capacitors with ultra thin oxides. It was found that the behavior of Cit of non-planar substrate MOS capacitors is dependent on the non-planar portion. The non-planar devices exhibit two peaks distribution in Cit due to multiple surfaces effect. A Cit model combining uniform and non-uniform areas effect was proposed for the observation. The non-uniform substrate MOS capacitors exhibit significant non-uniform deep depletion behaviors and degradation in constant voltage stress reliability. (C) 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4761972]
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Convex corner induced capacitance-voltage response from depletion to deep depletion in non-planar substrate metal-oxide-semiconductor capacitors with ultra thin oxide
    Tseng, Po-Hao
    Hwu, Jenn-Gwo
    THIN SOLID FILMS, 2014, 556 : 317 - 321
  • [2] Non-Planar Substrate Metal-Oxide-Semiconductor Photo-Capacitance Detectors with Enhanced Deep Depletion Sensitivity at Convex Corner
    Tseng, Po-Hao
    Hwu, Jenn-Gwo
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2014, 3 (06) : Q104 - Q108
  • [3] Area dependent deep depletion behavior in the capacitance-voltage characteristics of metal-oxide-semiconductor structures with ultra-thin oxides
    Chen, Kuan-Ming
    Hwu, Jenn-Gwo
    JOURNAL OF APPLIED PHYSICS, 2011, 110 (11)
  • [4] Investigation of interface states distribution in metal-oxide-semiconductor structures with very thin oxides by acoustic spectroscopy
    Bury, P.
    Bellan, I.
    Kobayashi, H.
    Takahashi, M.
    Matsumoto, T.
    JOURNAL OF APPLIED PHYSICS, 2014, 116 (14)
  • [6] Effect of air humidity on the metal-oxide-semiconductor tunnel structures' capacitance
    Fastykovsky, PP
    Mogilnitsky, AA
    SENSORS AND ACTUATORS B-CHEMICAL, 1999, 57 (1-3) : 51 - 55
  • [7] Simulation of capacitance-voltage characteristics of ultra-thin Metal-Oxide-Semiconductor structures with embedded nanocrystals
    Rahman, Mosur
    Lojek, Bo
    Kalkur, Thottam
    MATERIALS SCIENCE AND TECHNOLOGY FOR NONVOLATILE MEMORIES, 2008, 1071 : 43 - +
  • [8] Interface Trap Redistribution and Deep Depletion Behavior of Non-planar MOS with Ultra Thin Oxide Grown by Anodic oxidation
    Tseng, Po-Hao
    Hwu, Jenn-Gwo
    GRAPHENE, GE/III-V, AND EMERGING MATERIALS FOR POST CMOS APPLICATIONS 5, 2013, 53 (01): : 331 - 341
  • [9] INTERFACE AND BULK TRAP GENERATION IN METAL-OXIDE-SEMICONDUCTOR CAPACITORS
    BUCHANAN, DA
    DIMARIA, DJ
    JOURNAL OF APPLIED PHYSICS, 1990, 67 (12) : 7439 - 7452
  • [10] Perovskite Metal-Oxide-Semiconductor Structures for Interface Characterization
    Cunha, Jose M. V.
    Barreiros, M. Alexandra
    Curado, Marco A.
    Lopes, Tomas S.
    Oliveira, Kevin
    Oliveira, Antonio J. N.
    Barbosa, Joao R. S.
    Vilanova, Antonio
    Brites, Maria Joao
    Mascarenhas, Joao
    Flandre, Denis
    Silva, Ana G.
    Fernandes, Paulo A.
    Salome, Pedro M. P.
    ADVANCED MATERIALS INTERFACES, 2021, 8 (20):