A proposal for an operating system for a multi-processor StrongARM system

被引：0

作者：

Liew, EWK ^{[1
]}

O'Neill, BC ^{[1
]}

Wong, KL ^{[1
]}

Clark, S ^{[1
]}

Thomas, PD ^{[1
]}

Cant, R ^{[1
]}

机构：

[1] Nottingham Trent Univ, Fac Engn & Comp, Nottingham NG1 4BU, England

来源：

ARCHITECTURES, LANGUAGES AND TECHNIQUES FOR CONCURRENT SYSTEMS | 1999年 / 57卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes real-time software features to support parallel processing. Synchronized channel communications are implemented as a basic operating system function for a distributed memory multi-processor StrongARM system. Inter-processor communications are handled using the ICR C416 packet router switch, which makes the system scalable. The system will provide a considerable layer of software abstraction and support to the end-users for developing their applications. The kernel layers, inter-process communications, control flow of application software, and the stages involved in application development for end-users, are described here. Some performance considerations are briefly discussed.

引用

页码：37 / 46

页数：10

共 50 条

[31] Parallel Fock matrix construction on layered multi-processor system
Umeda, H
Inadomi, Y
Honda, H
Nagashima, U
ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2005, 229 : U793 - U793
[32] Optimization of Behavioral IPs in Multi-Processor System-on-Chips
Liu, Yidi
Schafer, Benjamin Carrion
2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 336 - 341
[33] Fault Containment in a Reconfigurable Multi-Processor System-on-a-Chip
Obermaisser, R.
Hoeftberger, O.
2011 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2011,
[34] A Parallel Genetic Algorithm on a Multi-Processor System-on-Chip
Ferreira, Rubem Euzebio
Mourelle, Luiza de Macedo
Nedjah, Nadia
TRENDS IN APPLIED INTELLIGENT SYSTEMS, PT II, PROCEEDINGS, 2010, 6097 : 164 - +
[35] RICE - MULTI-PROCESSOR ACQUISITION AND ANALYSIS SYSTEM INCORPORATING CAMAC
JONES, HV
BUCHANAN, JA
MANN, D
MCGRATH, K
JONES, MN
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1973, NS20 (01) : 691 - 697
[36] System level design methodologies in the multi-processor SoC era
Imai, Masaharu
2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : XIX - XIX
[37] CoMPSoC: A Template for Composable and Predictable Multi-Processor System on Chips
Hansson, Andreas
Goossens, Kees
Bekooij, Marco
Huisken, Jos
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (01)
[38] Virtualization and Emulation of a CAN Device on a Multi-Processor System on Chip
Breaban, Gabriela
Koedam, Martijn
Stuijk, Sander
Goossens, Kees
2016 5TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2016, : 41 - 46
[39] Dynamic Measurement of Task Scheduling Algorithm in Multi-Processor System
Xie Y.
Wu J.
Chen J.
Cui M.
Journal of Shanghai Jiaotong University (Science), 2019, 24 (03): : 372 - 380
[40] A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms
Wieferink, A
Kogel, T
Leupers, R
Ascheid, G
Meyr, H
Braun, G
Nohl, A
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1256 - 1261

← 1 2 3 4 5 →