An Application-specific Instruction Set Processor for Power Quality Monitoring

被引:3
作者
Vaas, Steffen [1 ]
Reichenbach, Marc [1 ]
Fey, Dietmar [1 ]
机构
[1] Friedrich Alexander Univ Erlangen Nurnberg FAU, Dept Comp Sci, Chair Comp Architecture, Erlangen, Germany
来源
2016 IEEE 30TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW) | 2016年
关键词
PQM; ASIP; smart sensor; FPGA; data preprocessing; parallel processing;
D O I
10.1109/IPDPSW.2016.143
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Power quality has an essential relevance for industrial economies. Server farms and highly accurate automation processes are directly dependent on the power quality of the power grid. To guarantee a standard of quality, power is measured by power quality monitoring (PQM) units. However, standard PQM systems using servers for data processing are too expensive for the installation on small power plants, which is especially a problem for the increasing number of small-scaled renewable energy power plants. Thus, there are several embedded approaches using microcontrollers or FPGAs, but they are insufficient in terms of performance or flexibility. This work presents an application-specific instruction set processor (ASIP) architecture for PQM implemented on a low-end FPGA. ASIPs include customized operators, which are optimized for algorithms of specific applications. This weak programmable architecture leads to a flexible system delivering sufficient performance for handling multiple different PQM tasks in parallel. Moreover, a comparison with the embedded processors ARM Cortex-A9 and Epiphany III (E16) shows, that PQM algorithms can be executed up to five times faster even for only one measurement channel.
引用
收藏
页码:181 / 188
页数:8
相关论文
共 50 条
[41]   Application-Specific FPGA Using Heterogeneous Logic Blocks [J].
Parvez, Husain ;
Marrakchi, Zied ;
Kilic, Alp ;
Mehrez, Habib .
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2011, 4 (03)
[42]   MetaCore: An application-specific programmable DSP development system [J].
Yang, JH ;
Kim, BW ;
Nam, SJ ;
Kwon, YS ;
Lee, DH ;
Lee, JY ;
Hwang, CS ;
Lee, YH ;
Hwang, SH ;
Park, IC ;
Kyung, CM .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (02) :173-183
[43]   Automatic Generation of Application-Specific FPGA Overlays with RapidWright [J].
Mbongue, Joel Mandebi ;
Kwadjo, Danielle Tchuinkou ;
Bobda, Christophe .
2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, :303-306
[44]   An Application-Specific Memory Management Unit for FPGA-SoCs [J].
Goebel, Matthias ;
Behnke, Ilja ;
Elhossini, Ahmed ;
Juurlink, Ben .
2018 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2018), 2018, :222-225
[45]   Application-specific XML processing a parallel approach for optimum performance [J].
Trujillo, R .
PDPTA '05: Proceedings of the 2005 International Conference on Parallel and Distributed Processing Techniques and Applications, Vols 1-3, 2005, :959-963
[46]   Designing Application-Specific Heterogeneous Architectures from Performance Models [J].
Cong, Thanh ;
Charot, Francois .
2019 IEEE 13TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2019), 2019, :265-272
[47]   FPGA wavelet processor design using language for instruction-set Architectures (LISA) [J].
Meyer-Baese, Uwe ;
Vera, Alonzo ;
Rao, Suhasini ;
Lenk, Karl ;
Pattichis, Marios .
INDEPENDENT COMPONENT ANALYSES, WAVELETS, UNSUPERVISED NANO-BIOMIMETIC SENSORS, AND NEURAL NETWORKS V, 2007, 6576
[48]   Multiply-Accumulate Instruction Set Extension in a Soft-core RISC Processor [J].
Salim, Ahmad Jamal ;
Samsudin, Nur Raihana ;
Salim, Sani Irwan Md ;
Soo, Yewguan .
2012 10TH IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2012, :517-521
[49]   Tensor Approach to the Application Specific Processor Design [J].
Sergiyenko, Anatolij ;
Maslennikow, Oleg ;
Vinogradow, Yurij .
EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS: PROCEEDINGS OF THE XTH INTERNATIONAL CONFERENCE CADSM 2009, 2009, :146-149
[50]   A Link Removal Methodology for Application-Specific Networks-on-Chip on FPGAs [J].
Wang, Daihan ;
Matsutani, Hiroki ;
Koibuchi, Michihiro ;
Amano, Hideharu .
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2009, E92D (04) :575-583