A Fractional-N Frequency Divider for SSCG Using a Single Dual-Modulus Integer Divider and a Phase Interpolator

被引：0
|
作者：
Choi, Young-Ho [1 ]
Sim, Jae-Yoon [1 ]
Park, Hong-June [1 ,2 ]
机构：
[1] Pohang Univ Sci & Technol POSTECH, Dept Elect & Elect Engn, Pohang, South Korea
[2] Pohang Univ Sci & Technol POSTECH, Div IT Convers Engn, WCU Program, Pohang, South Korea
来源：
2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | 2012年
基金：
新加坡国家研究基金会;
关键词：
Fractional-N frequency divider; peak sprectrum reduction; Spread Spectrum Clock Generator; SSCG; SPECTRUM CLOCK GENERATOR;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A fractional-N frequency divider for 2.5GHz SSCG is implemented by using a single 79/80 dual-modulus integer divider and a phase interpolator. The dual-modulus divider accepts one of the 4-phase 2.5GHz VCO outputs as input. The outputs of the dual-modulus divider is sampled by the 4-phase VCO outputs to generate 5-phase signals, which are used to generate a fractional-N divided signal with the division ratio 79+K/64 (K=0 similar to 64) by using a 1/16 phase interpolator and a phase rotator. The output jitter due to the quantization noise as in delta-sigma modulator (DSM) based divider is eliminated. An implementation of the SSCG using the proposed fractional-N divider in a 0.11 mu m CMOS process gives a chip area of 0.3 x 0.32mm(2), a power of 13.4mW at 1.2V.
引用
收藏
页码：68 / 71
页数：4
相关论文
共 50 条
  • [41] A Fractional-N Divider-Less Phase-Locked Loop With a Subsampling Phase Detector
    Chang, Wei-Sung
    Huang, Po-Chun
    Lee, Tai-Cheng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (12) : 2964 - 2975
  • [42] 14-mW 5-GHz frequency synthesizer with CMOS logic divider and phase-switching dual-modulus prescaler
    Kim, Myeungsu
    Park, T. J.
    Kwon, Yongil
    Lim, Joonhyung
    Park, Sang-Gyu
    Kim, Sung-Han
    2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2006, : 449 - 452
  • [43] 14-mW 5-GHz frequency synthesizer with CMOS logic divider and phase-switching dual-modulus prescaler
    Kim, Myeungsu
    Park, T. J.
    Kwon, Yongil
    Lim, Joonhyung
    Park, Sang-Gyu
    Kim, Sung-Han
    2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2006, : 499 - +
  • [44] MASH-Based Divider Controllers for Mitigation of Wandering Spurs in a Fractional-N Frequency Synthesizer
    Mai, Dawei
    Kennedy, Michael Peter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (01) : 126 - 137
  • [45] A new Approach in low Noise Direct Digital Synthesis Based on a Fractional-N Frequency Divider
    Storch, Robert
    Musch, Thomas
    2011 6TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE, 2011, : 616 - 619
  • [46] A new Approach in low Noise Direct Digital Synthesis Based on a Fractional-N Frequency Divider
    Storch, Robert
    Musch, Thomas
    2011 41ST EUROPEAN MICROWAVE CONFERENCE, 2011, : 1177 - 1180
  • [47] A CMOS high-speed pulse swallow frequency divider for ΔΣ fractional-N PLL's
    Shin, Jaewook
    Shin, Hyunchol
    IEICE ELECTRONICS EXPRESS, 2010, 7 (12): : 856 - 860
  • [48] A 6 to 12-GHz Fractional-N Frequency Synthesizer With a Digital Technique to Counter Modulus-Dependent Feedback Divider Delays
    Narayanan, Aditya
    Bhat, Abhishek
    Krishnapura, Nagendra
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (09) : 2818 - 2830
  • [49] A 2.4psrms-jitter Digital PLL with Multi-Output Bang-Bang Phase Detector and Phase-Interpolator-Based Fractional-N Divider
    Nonis, Roberto
    Grollitsch, Werner
    Santa, Thomas
    Cherniak, Dmytro
    Da Dalt, Nicola
    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 356 - +
  • [50] Phase-interpolator-based glitch-free fractional frequency divider with track-and-hold technique
    Wang, Keping
    Zhou, Tongxuan
    Zhang, Hao
    Qiu, Lei
    ELECTRONICS LETTERS, 2019, 55 (16) : 883 - 884
12345