Suppressing Ambipolar Current in UTFET by Auxiliary Gate

被引:6
作者
Eyvazi, Kaveh [1 ]
Karami, Mohammad Azim [1 ]
机构
[1] Iran Univ Sci & Technol, Sch Elect Engn, Tehran 1684613114, Iran
关键词
Tunnel field-effect transistors; Ambipolar current; Depletion mode; FIELD-EFFECT TRANSISTOR; TUNNEL FET; WORK FUNCTION; SHAPED GATE; DESIGN; TFET; BEHAVIOR;
D O I
10.1007/s40998-020-00377-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a new U-shaped channel tunneling-based field-effect transistor (UTFET) with auxiliary gate above drain is proposed. The ambipolar current in the proposed is investigated, in which simulation results show that ambipolar current takes place, due to drain-to-drain tunneling similar to gate-induced drain leakage in conventional MOSFETs. By drain depletion in auxiliary gate-based UTFET, electric field is reduced in ambipolar tunneling region, which causes tunneling barrier width to increase and the energy window of tunneling (Delta phi) to decrease. As a result, two decades of reduction in the ambipolar current is achieved and ambipolar subthreshold swing (SSamb) is degraded by 24.8% in comparison with similar structure without auxiliary gate.
引用
收藏
页码:407 / 414
页数:8
相关论文
共 39 条
[1]   Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain [J].
Abdi, Dawit B. ;
Kumar, M. Jagadesh .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2014, 2 (06) :187-190
[2]   An improved tunnel field-effect transistor with an L-shaped gate and channel [J].
Abraham, Nithin ;
James, Rekha K. .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (01) :304-309
[3]   Gate engineered heterostructure junctionless TFET with Gaussian doping profile for ambipolar suppression and electrical performance improvement [J].
Aghandeh, Hadi ;
Ziabari, Seyed Ali Sedigh .
SUPERLATTICES AND MICROSTRUCTURES, 2017, 111 :103-114
[4]  
[Anonymous], 2016, ATLAS DEV SIM SOFTW
[5]   Tunnel Field-Effect Transistors: Prospects and Challenges [J].
Avci, Uygar E. ;
Morris, Daniel H. ;
Young, Ian A. .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03) :88-95
[6]   A Novel Twofold Tunnel FET With Reduced Miller Capacitance: Proposal and Investigation [J].
Bagga, Navjeet ;
Chauhan, Nitanshu ;
Gupta, Divyam ;
Dasgupta, S. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) :3202-3208
[7]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[8]   Improvement in Reliability of Tunneling Field-Effect Transistor With p-n-i-n Structure [J].
Cao, Wei ;
Yao, C. J. ;
Jiao, G. F. ;
Huang, Daming ;
Yu, H. Y. ;
Li, Ming-Fu .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (07) :2122-2126
[9]  
CHANDAN BV, 2019, APPL PHYS A MATER, V125
[10]   Analog/RF Performance of T-Shape Gate Dual-Source Tunnel Field-Effect Transistor [J].
Chen, Shupeng ;
Liu, Hongxia ;
Wang, Shulong ;
Li, Wei ;
Wang, Xing ;
Zhao, Lu .
NANOSCALE RESEARCH LETTERS, 2018, 13