Hybrid ADC based on Flash and Delay-Line Structures

被引：0
|
作者：
Qin, Lin [1 ]
Zhao, Menglian [1 ]
Wu, Xiaobo [1 ]
Shen, Xuzhen [1 ]
机构：
[1] Zhejiang Univ, Inst VLSI Design, Hangzhou 310027, Zhejiang, Peoples R China
来源：
FIFTH INTERNATIONAL CONFERENCE ON MACHINE VISION (ICMV 2012): ALGORITHMS, PATTERN RECOGNITION AND BASIC TECHNOLOGIES | 2013年 / 8784卷
关键词：
Hybrid ADC; flash ADC; delay line; analog delay locked loop (ADLL);
D O I：
10.1117/12.2014038
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
A pseudo 9-bit 10 MSample/s hybrid Analog to Digital Converter ( ADC) is proposed for applying to digital power controller. It features its structure that consists of three 3-bit ADCs: a flash ADC and two delay-line based window ADCs. The first one works in the entire voltage range. And the other two only work in the desired voltage window to improve the resolution. The ADC is designed and simulated in TSMC 0.35-mu m mixed signal process. Simulation results show that the expected funtions are achieved.
引用
收藏
页数：6
相关论文
共 50 条
  • [1] A SPECTROTRON BASED ON A DELAY-LINE
    MALAFEYEV, VM
    TUZOV, VM
    TELECOMMUNICATIONS AND RADIO ENGINEERING, 1979, 33-4 (07) : 65 - 66
  • [2] FREQUENCY COMPARATOR BASED ON A DELAY-LINE
    PETROV, AF
    ZHUKOV, ET
    KOSHARNOVSKII, GV
    BRESLAVETS, VP
    FEDULOV, VM
    MEASUREMENT TECHNIQUES, 1977, 20 (10) : 1456 - 1458
  • [3] TWO STAGE 10-BIT ADC WITH DELAY-LINE TDC BASED SECOND STAGE
    Mattada, Mahantesh
    Guhilot, Hansraj
    SURANAREE JOURNAL OF SCIENCE AND TECHNOLOGY, 2021, 28 (03):
  • [4] HYBRID POSITIVE AND NEGATIVE PARAMETER DELAY-LINE SYNTHESIS
    JONES, CI
    WILLIAMS, EM
    RADIO AND ELECTRONIC ENGINEER, 1965, 29 (04): : 255 - &
  • [5] MANUFACTURING TECHNOLOGY FOR A SAW HYBRID TAPPED DELAY-LINE
    CHO, F
    ADAMO, M
    HICKERNELL, F
    YARRINGTON, L
    IEEE TRANSACTIONS ON SONICS AND ULTRASONICS, 1977, 24 (02): : 145 - 145
  • [6] OPTICAL DELAY-LINE
    MECKLEY, JR
    REVIEW OF SCIENTIFIC INSTRUMENTS, 1974, 45 (01): : 123 - 123
  • [7] Design and IC Implementation of a Fully Digital Power Management Delay-Line ADC
    Bezdenezhnykh, Yevgeny
    Vekslender, Timur
    Abramov, Eli
    Cervera, Alon
    Peretz, Mor Mordechai
    2014 IEEE 28TH CONVENTION OF ELECTRICAL & ELECTRONICS ENGINEERS IN ISRAEL (IEEEI), 2014,
  • [8] A MECHANICAL DELAY-LINE
    FRANK, M
    IEEE ANNALS OF THE HISTORY OF COMPUTING, 1992, 14 (03) : 6 - 6
  • [9] A MECHANICAL DELAY-LINE
    HALL, C
    IEEE ANNALS OF THE HISTORY OF COMPUTING, 1992, 14 (01) : 9 - 9
  • [10] LASER WITH A DELAY-LINE
    DYTYNKO, VM
    NAUMKIN, NI
    KORNIYENKO, LS
    KRAVTSOV, NV
    RADIO ENGINEERING AND ELECTRONIC PHYSICS-USSR, 1971, 16 (03): : 563 - +
12345