Ge0.97Sn0.03 p-channel metal-oxide-semiconductor field-effect transistors: Impact of Si surface passivation layer thickness and post metal annealing

被引：53

作者：

Guo, Pengfei ^{[1
,2
]}

Han, Genquan ^{[1
,2
]}

Gong, Xiao ^{[1
,2
]}

Liu, Bin ^{[1
,2
]}

Yang, Yue ^{[1
,2
]}

Wang, Wei ^{[1
,2
]}

Zhou, Qian ^{[1
,2
]}

Pan, Jisheng ^{[3
]}

Zhang, Zheng ^{[3
]}

Tok, Eng Soon ^{[4
]}

Yeo, Yee-Chia ^{[1
,2
]}

机构：

[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore

[2] Natl Univ Singapore, Grad Sch Integrat Sci & Engn, Singapore 117576, Singapore

[3] ASTAR, Inst Mat Res & Engn, Singapore 117602, Singapore

[4] Natl Univ Singapore, Dept Phys, Singapore 117551, Singapore

来源：

JOURNAL OF APPLIED PHYSICS | 2013年 / 114卷 / 04期

基金：

新加坡国家研究基金会;

关键词：

GATE; TEMPERATURE; TECHNOLOGY; GERMANIUM; PMOSFET;

D O I：

10.1063/1.4816695

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

A low-temperature (similar to 370 degrees C) Si2H6 treatment was used to form an ultrathin Si layer on a Ge0.97Sn0.03 channel layer on Ge substrate in the fabrication of Ge0.97Sn0.03 channel pMOSFETs. The impact of the Si passivation layer thickness on the electrical characteristics of Ge0.97Sn0.03 pMOSFETs was investigated. By increasing the thickness of Si passivation layer from 4 to 7 monolayers (ML), the effective hole mobility mu(eff) at an inversion carrier density N-inv of 1 x 10(13) cm(-2) was improved by similar to 19% +/- 64%. This is attributed to reduced carrier scattering by charges found at the interface between the Si layer and the gate dielectric. In addition, the effects of post metal annealing (PMA) were investigated. It was observed that the mid-gap interface trap density D-it was reduced in devices with PMA. Ge0.97Sn0.03 pMOSFETs with PMA have improved intrinsic transconductance G(m,int), subthreshold swing S, and mu(eff) as compared to the control devices without PMA. (C) 2013 AIP Publishing LLC.

引用

页数：8

共 39 条

[1]

[Anonymous], IEDM

[2]

Genquan Han, 2012, 2012 IEEE Symposium on VLSI Technology, P97, DOI 10.1109/VLSIT.2012.6242479

[3] Sub-400 °C Si2H6 Passivation, HfO2 Gate Dielectric, and Single TaN Metal Gate: A Common Gate Stack Technology for In0.7Ga0.3As and Ge1-xSnx CMOS [J].

Gong, Xiao ;

Han, Genquan ;

Liu, Bin ;

Wang, Lanxiang ;

Wang, Wei ;

Yang, Yue ;

Kong, Eugene Yu-Jin ;

Su, Shaojian ;

Xue, Chunlai ;

Cheng, Buwen ;

Yeo, Yee-Chia .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (05) :1640-1648

[4] Germanium-Tin (GeSn) p-Channel MOSFETs Fabricated on (100) and (111) Surface Orientations With Sub-400 °C Si2H6 Passivation [J].

Gong, Xiao ;

Han, Genquan ;

Bai, Fan ;

Su, Shaojian ;

Guo, Pengfei ;

Yang, Yue ;

Cheng, Ran ;

Zhang, Dongliang ;

Zhang, Guangze ;

Xue, Chunlai ;

Cheng, Buwen ;

Pan, Jisheng ;

Zhang, Zheng ;

Tok, Eng Soon ;

Antoniadis, Dimitri ;

Yeo, Yee-Chia .

IEEE ELECTRON DEVICE LETTERS, 2013, 34 (03) :339-341

[5] A RELIABLE APPROACH TO CHARGE-PUMPING MEASUREMENTS IN MOS-TRANSISTORS [J].

GROESENEKEN, G ;

MAES, HE ;

BELTRAN, N ;

DEKEERSMAECKER, RF .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (01) :42-53

[6]

Gupta S., 2011, INT EL DEV M

[7]

Han G., 2011, INT EL DEV M, P1671

[8] Dopant Segregation and Nickel Stanogermanide Contact Formation on p+ Ge0.947Sn0.053 Source/Drain [J].

Han, Genquan ;

Su, Shaojian ;

Zhou, Qian ;

Guo, Pengfei ;

Yang, Yue ;

Zhan, Chunlei ;

Wang, Lanxiang ;

Wang, Wei ;

Wang, Qiming ;

Xue, Chunlai ;

Cheng, Buwen ;

Yeo, Yee-Chia .

IEEE ELECTRON DEVICE LETTERS, 2012, 33 (05) :634-636

[9] High Hole-Mobility Strained-Ge/Si0.6Ge0.4 P-MOSFETs With High-K/Metal Gate: Role of Strained-Si Cap Thickness [J].

Hashemi, Pouya ;

Hoyt, Judy L. .

IEEE ELECTRON DEVICE LETTERS, 2012, 33 (02) :173-175

[10] THE ROLE OF AN ULTRATHIN SILICON INTERLAYER AT THE SIO2-GE INTERFACE [J].

HATTANGADY, SV ;

MANTINI, MJ ;

FOUNTAIN, GG ;

RUDDER, RA ;

MARKUNAS, RJ .

JOURNAL OF APPLIED PHYSICS, 1992, 71 (08) :3842-3852

← 1 2 3 4 →