Temperature-dependent bit-error rate of a clocked superconducting digital circuit

被引:24
作者
Herr, QP [1 ]
Johnson, MW [1 ]
Feldman, MJ [1 ]
机构
[1] Univ Rochester, Dept Elect & Comp Engn, Rochester, NY 14627 USA
关键词
D O I
10.1109/77.783807
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We measured the bit-error rate (BER) of an RS latch, a clocked SFQ circuit, A digital error-detection circuit was used to detect BER in the range unity to 10(-13); below 10(-7), the circuit was operated with a 12 GHz on-chip clock. BER was measured as a function of control current; both positive and negative control current was applied, lending to two distinct modes of error incidence. The error function curves extrapolate to 10(-80) for optimal control current at a temperature of 5.5 Ii, Measurements were repeated over the range 3-7K. Comparison to theoretical error-function estimates of BER indicate that the noise is strictly thermal.
引用
收藏
页码:3594 / 3597
页数:4
相关论文
共 6 条
[1]  
FILIPPOV T, UNPUB SIGNAL RESOLUT
[2]   Error rate of RSFQ circuits: Theory [J].
Herr, QP ;
Feldman, MJ .
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1997, 7 (02) :2661-2664
[3]   Error rate of a superconducting circuit [J].
Herr, QP ;
Feldman, MJ .
APPLIED PHYSICS LETTERS, 1996, 69 (05) :694-695
[4]   RSFQ Logic/Memory Family: A New Josephson-Junction Technology for Sub-Terahertz-Clock-Frequency Digital Systems [J].
Likharev, K. K. ;
Semenov, V. K. .
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1991, 1 (01) :3-28
[5]  
SATCHELL J, 1997, 6 INT SUP EL C, V1, P44
[6]  
Tinkham M., 1996, INTRO SUPERCONDUCTIV