共 31 条
[1]
A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 μm2 SRAM cell
[J].
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST,
2004,
:657-660
[2]
Baklanov M., 2007, DIELECTRIC FILMS
[3]
Ultra-Low-k Dielectric Degradation before Breakdown
[J].
2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM,
2010,
:890-894
[4]
Breuer T., 2010, IEEE IPFA P, P91
[5]
A comprehensive study of low-k SiCOH TDDB phenomena and its reliability lifetime model development
[J].
2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL,
2006,
:46-+
[8]
Degraeve R, 2005, INT EL DEVICES MEET, P419
[9]
Dissado L.A., 1992, IET
[10]
Gates S., 2006, AMC P, V12, P351