FAST QUANTUM MODULAR EXPONENTIATION ARCHITECTURE FOR SHOR'S FACTORING ALGORITHM

被引:1
作者
Pavlidis, Archimedes [1 ,2 ]
Gizopoulos, Dimitris [1 ]
机构
[1] Natl & Kapodistrian Univ Athens, Dept Informat & Telecommun, GR-15784 Athens, Greece
[2] Univ Piraeus, GR-18534 Piraeus, Greece
关键词
quantum circuits; Shor's algorithm; quantum Fourier transform; quantum multiplier; quantum divider; CIRCUIT; NETWORKS; GATES;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We present a novel and efficient, in terms of circuit depth, design for Shor's quantum factorization algorithm. The circuit effectively utilizes a diverse set of adders based on the Quantum Fourier transform (QFT) Draper's adders to build more complex arithmetic blocks: quantum multiplier/accumulators by constants and quantum dividers by constants. These arithmetic blocks are effectively architected into a quantum modular multiplier which is the fundamental block for the modular exponentiation circuit, the most computational intensive part of Shor's algorithm. The proposed modular exponentiation circuit has a depth of about 2000n(2) and requires 9n + 2 qubits, where n is the number of bits of the classic number to be factored. The total quantum cost of the proposed design is 1600n(3). The circuit depth can be further decreased by more than three times if the approximate QFT implementation of each adder unit is exploited.
引用
收藏
页码:649 / 682
页数:34
相关论文
共 45 条
  • [1] [Anonymous], QUANTPH9806084V1 ARX
  • [2] [Anonymous], QUANTPH0407095V1 ARX
  • [3] [Anonymous], PHYS REV A
  • [4] [Anonymous], QIP WORKSH MIT
  • [5] [Anonymous], QUANTPH0609001V1 ARX
  • [6] [Anonymous], QUANTPH0008033V1 ARX
  • [7] [Anonymous], 2002, AM MATH SOC, DOI DOI 10.1090/GSM/047
  • [8] [Anonymous], 1 NASA INT C QUANT C
  • [9] [Anonymous], QUANTPH12126253V1 AR
  • [10] [Anonymous], QUANTUM INFORM COMPU