Hybrid Logical Effort for Hybrid Logic Style Full Adders in Multistage Structures

被引:33
作者
Basireddy, Hareesh-Reddy [1 ]
Challa, Karthikeya [1 ]
Nikoubin, Tooraj [1 ]
机构
[1] Texas Tech Univ, Dept Elect & Comp Engn, Lubbock, TX 79409 USA
关键词
Drivability; hybrid CMOS; hybrid logical effort; input capacitance; logical effort; timing behavior; DESIGN; ENERGY;
D O I
10.1109/TVLSI.2018.2889833
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
One of the critical issues in the advancement of very large scale of integration circuit design is the estimation of timing behavior of the arithmetic circuits. The concept of logical effort provides a proficient approach to comprehend and assess the timing behavior of circuits with conventional CMOS (C-CMOS) structure. However, this technique is not working for circuits with a hybrid structure. On the other hand, numerous circuits with the hybrid structure which are faster and consume less power than C-CMOS one have been proposed for different applications such as portable and IoT devices. In this regard, the necessity of having and use of a simple and efficient timing behavior method like conventional logical effort for analysis of the hybrid adder circuits is inevitable. This paper proposes an efficient analysis and modeling technique that enables designers to assess the timing behavior of hybrid full adder circuits at the block level and anticipate their performance in multistage circuits. The gain and selection factor are introduced as a criterion for accurate selection and optimization of the hybrid adder cells measurable on the single test bench for management of energy efficiency and performance tradeoff. The proposed method is investigated using 32-nm CMOS and FinFET technologies.
引用
收藏
页码:1138 / 1147
页数:10
相关论文
共 17 条
  • [1] Anacan RM, 2015, PROCEEDINGS 5TH IEEE INTERNATIONAL CONFERENCE ON CONTROL SYSTEM, COMPUTING AND ENGINEERING (ICCSCE 2015), P19, DOI 10.1109/ICCSCE.2015.7482151
  • [2] Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit
    Bhattacharyya, Partha
    Kundu, Bijoy
    Ghosh, Sovan
    Kumar, Vinay
    Dandapat, Anup
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (10) : 2001 - 2008
  • [3] A review of 0.18-μm full adder performances for tree structured arithmetic circuits
    Chang, CH
    Gu, JM
    Zhang, MY
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (06) : 686 - 695
  • [4] Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style
    Goel, Sumeer
    Kumar, Ashok
    Bayoumi, Magdy A.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (12) : 1309 - 1321
  • [5] Fast and Energy-Efficient CNFET Adders With CDM and Sensitivity-Based Device-Circuit Co-Optimization
    Haghshenas, Kawsar
    Hashemi, Mona
    Nikoubin, Tooraj
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (04) : 783 - 794
  • [6] Lin X, 2015, INT SYM QUAL ELECT, P249
  • [7] Maheshwari S, 2014, 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), P565, DOI 10.1109/ICACCI.2014.6968530
  • [8] Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology
    Mehrabani, Yavar Safaei
    Eshghi, Mohammad
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (11) : 3268 - 3281
  • [9] Nikoubin T., 2010, VLSI DESIGN, P3
  • [10] Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology
    Nikoubin, Tooraj
    Grailoo, Mahdieh
    Li, Changzhi
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 398 - 402