A Wide Tuning Range (1 GHz-to-15 GHz) Fractional-N All-Digital PLL in 45nm SOI

被引：6
|
作者：
Rylyakov, Alexander [1 ]
Tierno, Jose [1 ]
English, George [2 ]
Sperling, Michael [2 ]
Friedman, Daniel [1 ]
机构：
[1] IBM Corp, TJ Watson Res Ctr, Yorktown Hts, NY USA
[2] IBM Corp, Poughkeepsie, NY USA
来源：
PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2008年
关键词：
D O I：
10.1109/CICC.2008.4672113
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An all static CMOS (45nm SOI) all-digital fractional-N PLL has a wide tuning range (from 0.84 GHz to 13.3 GHz, at 1.0V, 65 degrees C) and supports a broad range of multiplication factors (up to 1,000x) and reference clock speeds (from 2 MHz to 1 GHz). At 125 degrees C the period jitter of the 4.12 GHz clock (206 MHz reference) is 1.1ps rms (11.4ps pp) at 1.3V (52.4mW), and 2.2ps rms, (22.7ps pp) at 0.7V (9.7mW). The area of the PLL is 175 mu m x 160 mu m.
引用
收藏
页码：431 / +
页数：2
相关论文
共 50 条
  • [31] A 1.9-GHz Fractional-N Digital PLL With Subexponent ΔΣ TDC and IIR-Based Noise Cancellation
    Jee, Dong-Woo
    Kim, Byungsub
    Park, Hong-June
    Sim, Jae-Yoon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (11) : 721 - 725
  • [32] A 2.7 GHz to 7 GHz Fractional-N LC-PLL Utilizing Multi-Metal Layer SoC Technology in 28 nm CMOS
    Lee, Chang-Hyeon
    Kabalican, Lindel
    Ge, Yan
    Kwantono, Hendra
    Unruh, Greg
    Chambers, Mark
    Fujimori, Ichiro
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (04) : 856 - 866
  • [33] A wide tuning range, 1GHz-2.5GHz DLL-based fractional frequency synthesizer
    Torkzadeh, P
    Tajalli, A
    Atarodi, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5031 - 5034
  • [34] 2.4GHz 7mW All-Digital PVT-Variation Tolerant True Random Number Generator in 45nm CMOS
    Srinivasan, Suresh
    Mathew, Sanu
    Ramanarayanan, Rajaraman
    Sheikh, Farhana
    Anders, Mark
    Kaul, Himanshu
    Erraguntla, Vasantha
    Krishnamurthy, Ram
    Taylor, Greg
    2010 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2010, : 203 - 204
  • [35] A 7.7∼10.3GHz 5.2mW-247.3dB-FOM Fractional-N Reference Sampling PLL with 2nd Order CDAC Based Fractional Spur Cancellation In 45nm CMOS
    Liao, Dongyi
    Dai, Fa Foster
    2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
  • [36] A 30GHz Digital Sub-Sampling Fractional-N PLL with 198fsrms Jitter in 65nm LP CMOS
    Grimaldi, Luigi
    Bertulessi, Luca
    Karman, Saleh
    Cherniak, Dmytro
    Garghetti, Alessandro
    Samori, Carlo
    Lacaita, Andrea L.
    Levantino, Salvatore
    2019 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2019, 62 : 268 - +
  • [37] A 3.6 GHz Low-Noise Fractional-N Digital PLL Using SAR-ADC-Based TDC
    Xu, Zule
    Miyahara, Masaya
    Okada, Kenichi
    Matsuzawa, Akira
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (10) : 2345 - 2356
  • [38] Design of a 1-V 3-mW 2.4-GHz Fractional-N PLL Synthesizer in 65nm CMOS
    Lee, Yongho
    Kim, Seungsoo
    Shin, Hyunchol
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 230 - 231
  • [39] A 9.2-12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS With 280 fs RMS Jitter
    Raczkowski, Kuba
    Markulic, Nereo
    Hershberg, Benjamin
    Craninckx, Jan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (05) : 1203 - 1213
  • [40] A 9.2-12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS with 280 fs RMS jitter
    Raczkowski, Kuba
    Nereo, Markulic Y.
    Hershberg, Benjamin
    Van Driessche, Joris
    Craninckx, Jan
    2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 89 - 92
12345