Techniques for Design and Implementation of Secure Reconfigurable PUFs

被引:140
作者
Majzoobi, Mehrdad [1 ]
Koushanfar, Farinaz [1 ]
Potkonjak, Miodrag [2 ]
机构
[1] Rice Univ, Dept Elect & Comp Engn, Houston, TX 77005 USA
[2] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA
关键词
Design; Security; Reliability; Reconfigurable systems; physically unclonable functions; hardware security; process variation; IDENTIFICATION; AUTHENTICATION;
D O I
10.1145/1502781.1502786
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Physically unclonable functions (PUFs) provide a basis for many security and digital rights management protocols. PUF-based security approaches have numerous comparative strengths with respect to traditional cryptography-based techniques, including resilience against physical and side channel attacks and suitability for lightweight protocols. However, classical delay-based PUF structures have a number of drawbacks including susceptibility to guessing, reverse engineering, and emulation attacks, as well as sensitivity to operational and environmental variations. To address these limitations, we have developed a new set of techniques for FPGA-based PUF design and implementation. We demonstrate how reconfigurability can be exploited to eliminate the stated PUF limitations. We also show how FPGA-based PUFs can be used for privacy protection. Furthermore, reconfigurability enables the introduction of new techniques for PUF testing. The effectiveness of all the proposed techniques is validated using extensive implementations, simulations, and statistical analysis.
引用
收藏
页数:33
相关论文
共 48 条
[21]  
Güneysu T, 2007, ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P169
[22]   FUNDAMENTAL LIMITATIONS IN MICROELECTRONICS .1. MOS TECHNOLOGY [J].
HOENEISEN, B ;
MEAD, CA .
SOLID-STATE ELECTRONICS, 1972, 15 (07) :819-+
[23]   PHYSICAL LIMITS IN DIGITAL ELECTRONICS [J].
KEYES, RW .
PROCEEDINGS OF THE IEEE, 1975, 63 (05) :740-767
[24]  
Koushanfar F, 2001, DES AUT CON, P490, DOI 10.1109/DAC.2001.935558
[25]  
KOUSHANFAR F., 2007, P DES AUT C DAC
[26]  
Koushanfar Farinaz., 2001, Proceedings of the 4th International Workshop on Information Hiding, IHW '01, P81, DOI DOI 10.1007/3-540-45496-9_7
[27]   The butterfly PUF protecting IP on every FPGA [J].
Kumar, Sandeep S. ;
Guajardo, Jorge ;
Maes, Roel ;
Schrijen, Geert-Jan ;
Tuyls, Pim .
2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, 2008, :67-+
[28]  
Kuon I., 2008, FPGA ARCHITECTURE
[29]   A technique to build a secret key in integrated circuits for identification and authentication applications [J].
Lee, JW ;
Lim, DY ;
Gassend, B ;
Suh, GE ;
van Dijk, M ;
Devadas, S .
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, :176-179
[30]  
Li J, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P8, DOI 10.1109/HST.2008.4559038