Mitigating Nonlinear Effect of Memristive Synaptic Device for Neuromorphic Computing

被引:27
作者
Fu, Jingyan [1 ]
Liao, Zhiheng [1 ]
Gong, Na [2 ]
Wang, Jinhui [2 ]
机构
[1] North Dakota State Univ, Dept Elect & Comp Engn, Fargo, ND 58102 USA
[2] Univ S Alabama, Dept Elect & Comp Engn, Mobile, AL 36688 USA
关键词
Memristor; nonlinearity; neural network; neuromorphic hardware; MEMORY;
D O I
10.1109/JETCAS.2019.2910749
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Memristors offer advantages as a hardware solution for neuromorphic computing, and however, their nonlinear device property makes the weight update inaccurately and reduces the recognition accuracy of a neural network. In this paper, a piecewise linear (PL) method is proposed to mitigate the nonlinear effect of memristors by calculating the weight update parameters along a piecewise line, which reduces the errors in the weight update process. It mitigates the nonlinearity impact without reading the precise conductance of the memristor in each updating step, thereby avoiding complex peripheral circuits. The effectiveness of the proposed PL method with 2-segment, 3-segment, and 4-segment models in two split selection strategies is investigated, and the impact of various variations is considered. The results show that under different nonlinearities, the PL method can increase the recognition accuracy of the Modified National Institute of Standards and Technology (MNIST) handwriting digits to 87.87%-95.05% compared with 10.77%-73.18% of the cases without the PL method.
引用
收藏
页码:377 / 387
页数:11
相关论文
共 34 条
  • [1] [Anonymous], 2012, P 29 INT C MACH LEAR
  • [2] [Anonymous], 2013, IEDM
  • [3] High-Density and Near-Linear Synaptic Device Based on a Reconfigurable Gated Schottky Diode
    Bae, Jong-Ho
    Lim, Suhwan
    Park, Byung-Gook
    Lee, Jong-Ho
    [J]. IEEE ELECTRON DEVICE LETTERS, 2017, 38 (08) : 1153 - 1156
  • [4] A high-precision time-domain RRAM state control approach
    Bagheri-Soulla, A. A.
    Ghaznavi-Ghoushchi, M. B.
    [J]. MICROELECTRONICS JOURNAL, 2018, 74 : 94 - 105
  • [5] Memristor based based circuit design using charge and attached capacitor
    Bagheri-Soulla, A. A.
    Ghaznavi-Ghoushchi, M. B.
    [J]. MICROELECTRONICS JOURNAL, 2016, 55 : 53 - 63
  • [6] Bennar A., 2007, INT J APLLIED MATH, V20, P713
  • [7] Large-scale neural networks implemented with non-volatile memory as the synaptic weight element: comparative performance analysis (accuracy, speed, and power)
    Burr, G. W.
    Narayanan, P.
    Shelby, R. M.
    Sidler, S.
    Boybat, I.
    di Nolfo, C.
    Leblebici, Y.
    [J]. 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [8] Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element
    Burr, Geoffrey W.
    Shelby, Robert M.
    Sidler, Severin
    di Nolfo, Carmelo
    Jang, Junwoo
    Boybat, Irem
    Shenoy, Rohit S.
    Narayanan, Pritish
    Virwani, Kumar
    Giacometti, Emanuele U.
    Kuerdi, Bulent N.
    Hwang, Hyunsang
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (11) : 3498 - 3507
  • [9] Chen B., 2013, IEEE Power and Energy Society General Meeting, P1, DOI 10.1109/PESMG.2013.6672740
  • [10] NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning
    Chen, Pai-Yu
    Peng, Xiaochen
    Yu, Shimeng
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (12) : 3067 - 3080