Performance evaluation of a parallel I/O mechanism on a massively parallel processing system JUMP-1

被引：0

作者：

Osana, Y ^{[1
]}

Suzuki, N ^{[1
]}

Tamura, T ^{[1
]}

Amano, H ^{[1
]}

Nakajo, H ^{[1
]}

机构：

[1] Keio Univ, Dept Comp Sci, Yokohama, Kanagawa 223, Japan

来源：

PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS | 2001年

关键词：

massively parallel processing; parallel I/O; I/O network; STAFF-Link; JUMP-1;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A massively parallel processing system JUMP-1 has been developed for high performance computing with an efficient cache coherent distributed shared memory on a large system with more than 1000 processors. Considering a total design policy, a scalable I/O mechanism is implemented on JUMP-1. Every cluster board of JUMP-1 has a serial link called "STAFF-Link" (Serial Transparent Asynchronous First-in First-out Link). Each channel of STAFF-Link is connected to an independent I/O unit, and works in parallel to obtain the scalable I/O bandwidth. In this paper, performance evaluation results of JUMP-1 I/O mechanism using real experimental systems are shown.

引用

页码：1179 / 1185

页数：3

共 8 条

[1]

*ANSI, 1997, X3T93 ANSI

[2]

HIROAKI I, 1998, P 3 INT C ASIC OCT, P199

[3]

MASHEY JR, 2000, NEWS

[4] High speed serial communication in a future parallel computer architecture [J].

Nakajo, H ;

Kaneda, Y .

INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, PROCEEDINGS, 1998, :125-132

[5]

NAKAJO H, 1997, P 11 INT C SUP ICS97, P253

[6]

NISHI H, IEICE T INFORMATION, P854

[7]

TANAKA H, 1996, MASSIVELY PARALLEL P

[8]

Yang Y. L., 1993, Proceedings of the Fifth IEEE Symposium on Parallel and Distributed Processing (Cat. No.93TH0584-3), P591, DOI 10.1109/SPDP.1993.395481

← 1 →