Data Encoding Technique for Crosstalk Delay Reduction on Fault Tolerant Data-Bus in DSM Technology

被引:0
|
作者
Sathish, A. [1 ]
Latha, M. Madhavi [1 ]
Kishor, K. Lal [1 ]
机构
[1] Univ JNT, RGMCET, Dept ECE, Hyderabad 51850, Andhra Pradesh, India
关键词
Crosstalk delay; switching activity; interconnects; reliability; Fault tolerant data bus; Data encoding;
D O I
10.1016/j.proeng.2012.06.346
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Propagation delay through Fault tolerant data buses, data buses and interconnects limits the performance and reliability of a highly integrated circuits. This delay is due to crosstalk occurring on the buses or interconnects. This crosstalk is due to switching activity occurring on the Fault tolerant and interconnects when data is transmitted. Hence reducing the crosstalk delay is one of the main design challenges in DSM and VDSM technology. Reduction of crosstalk delay increases the reliability and performance of the system. One of the favourable techniques to reduce the crosstalk delay on fault tolerant data bus is to reduce the switching activity. Data encoding technique is the promising method to reduce the switching activity on the fault tolerant data bus. Hence an efficient Crosstalk delay reduction fault tolerant data bus encoding technique is proposed which can reduce the total crosstalk delay by around 36%, to 40% compared to unencoded data and 0.3% to 32% compared to others techniques for 12-bit, 21-bit, 38-bit and 71-bit data buses. (C) 2012 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of Noorul Islam Centre for Higher Education
引用
收藏
页码:2967 / 2972
页数:6
相关论文
共 50 条
  • [1] A Technique to Reduce Transition Energy for Fault Tolerant Data Bus in DSM Technology
    Sathish, A.
    Latha, M. Madhavi
    Lalkishor, K.
    2ND INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION, CONTROL AND INFORMATION TECHNOLOGY (C3IT-2012), 2012, 4 : 472 - 476
  • [2] A bus delay reduction technique considering crosstalk
    Hirose, K
    Yasuura, H
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2002, 85 (01): : 24 - 31
  • [3] A bus delay reduction technique considering crosstalk
    Hirose, Kei
    Yasuura, Hiroto
    Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi), 2002, 85 (01): : 24 - 31
  • [4] Power and Crosstalk Reduction Using Bus Encoding Technique for RLC Modeled VLSI Interconnect
    Babu, G. Nagendra
    Agarwal, Deepika
    Kaushik, B. K.
    Manhas, S. K.
    TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 424 - 434
  • [5] Adaptive bus encoding schemes for power-efficient data transfer in DSM environments
    Kretzschmar, C
    Scheithauer, M
    Mueller, D
    DESIGN METHODS AND APPLICATIONS FOR DISTRIBUTED EMBEDDED SYSTEMS, 2004, 150 : 145 - 156
  • [6] Simultaneous power, delay, and crosstalk noise reduction for the BUS encoding method of ternary LWC plus quaternary TS
    Omshi, Maryam Sadat Hosseini
    Mirzaee, Reza Faghih
    Reza, Akram
    Mirzaei, Mohammad
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2025,
  • [7] Optimized power control using adaptive bus encoding technique in data transmission
    Chintaiah, N.
    Reddy, G. Umamaheswara
    COMPUTERS & ELECTRICAL ENGINEERING, 2019, 78 : 463 - 471
  • [8] Long-range data transmission in a fault-tolerant quantum bus architecture
    Choe, Shin Ho
    Koenig, Robert
    NPJ QUANTUM INFORMATION, 2024, 10 (01)
  • [9] Fault tolerant data transmission reduction method for wireless sensor networks
    Tayeh, Gaby Bou
    Makhoul, Abdallah
    Demerjian, Jacques
    Guyeux, Christophe
    Bahi, Jacques
    WORLD WIDE WEB-INTERNET AND WEB INFORMATION SYSTEMS, 2020, 23 (02): : 1197 - 1216
  • [10] Fault tolerant data transmission reduction method for wireless sensor networks
    Gaby Bou Tayeh
    Abdallah Makhoul
    Jacques Demerjian
    Christophe Guyeux
    Jacques Bahi
    World Wide Web, 2020, 23 : 1197 - 1216