A high-performance polysilicon thin-film transistor built on a trenched body

被引：6

作者：

Lin, Jyi-Tsong ^{[1
]}

Huang, Kuo-Dong ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 80424, Taiwan

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2008年 / 55卷 / 09期

关键词：

back-interface conduction; grain-boundary traps; lateral electric field; OFF-state leakage; thin film transistor (TFT); trenched body;

D O I：

10.1109/TED.2008.927667

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a high-performance polysilicon thin-film transistor (poly-Si TFT) with a trenched body is proposed, fabricated, and studied. This new trenched TFT can be easily produced by filling and etch-back technology without destroying the channel film quality. The addition of the body trench is found to reduce the OFF-state leakage current by 70% on average, because the trench induces a carrier scattering effect in the poly-Si grain-boundary traps, thereby affecting the leakage path. Although the OFF-state current is substantially reduced, the ON-state current is comparable with that of a conventional TFT. Our multiple-trenched-body TFT is also shown to improve the breakdown voltage by 11%.

引用

页码：2417 / 2422

页数：6

共 14 条

[1] Control and analysis of leakage currents in poly-Si thin-film transistors [J].

Brotherton, SD ;

Ayres, JR ;

Trainor, MJ .

JOURNAL OF APPLIED PHYSICS, 1996, 79 (02) :895-904

[2] On the threshold voltage and channel conductance of polycrystalline silicon thin-film transistors [J].

Dimitriadis, CA ;

Tassis, DH .

JOURNAL OF APPLIED PHYSICS, 1996, 79 (08) :4431-4437

[3] ANOMALOUS LEAKAGE CURRENT IN LPCVD POLYSILICON MOSFETS [J].

FOSSUM, JG ;

ORTIZCONDE, A ;

SHICHIJO, H ;

BANERJEE, SK .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (09) :1878-1884

[4]

Hack M., 1993, IEDM, P385

[5] A novel self-aligned gate-overlapped LDD poly-Si TFT with high reliability and performance [J].

Hatano, M ;

Akimoto, H ;

Sakai, T .

INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :523-526

[6] POLYSILICON TFT CIRCUIT-DESIGN AND PERFORMANCE [J].

LEWIS, AG ;

LEE, DD ;

BRUCE, BH .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) :1833-1842

[7]

LIM HK, 1983, IEEE T ELECTRON DEV, V30, P1244

[8] A NOVEL OFFSET GATED POLYSILICON THIN-FILM-TRANSISTOR WITHOUT AN ADDITIONAL OFFSET MASK [J].

MIN, BH ;

PARK, CM ;

HAN, MK .

IEEE ELECTRON DEVICE LETTERS, 1995, 16 (05) :161-163

[9] The effect of drain offset on current-voltage characteristics in sub micron polysilicon thin-film transistors [J].

Olasupo, KR ;

Yarbrough, W ;

Hatalis, MK .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (08) :1306-1308

[10] Leakage current mechanism in sub-micron polysilicon thin-film transistors [J].

Olasupo, KR ;

Hatalis, MK .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (08) :1218-1223

← 1 2 →