Microprocessor architecture design with ATLAS

被引:1
作者
Zagar, M
Basch, D
机构
[1] Fac. of Elec. Eng. and Computing, University of Zagreb
[2] IEEE, Computer Society
[3] Fac. of Elec. Eng. and Computing, University of Zagreb, 10000 Zagreb
来源
IEEE DESIGN & TEST OF COMPUTERS | 1997年 / 14卷 / 03期
关键词
D O I
10.1109/54.606008
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A concrete example of special-purpose microprocessor development demonstrates how this simulation and analysis package facilitates the early stages of design. Simulation data enable the designer to improve performance quickly and easily with less probability of error.
引用
收藏
页码:104 / 112
页数:9
相关论文
共 8 条
[1]  
ARMSTRONG JR, 1980, COMPUTER, V13, P94, DOI 10.1109/MC.1980.1653347
[2]   CHIP-LEVEL MODELING WITH HDLS [J].
ARMSTRONG, JR .
IEEE DESIGN & TEST OF COMPUTERS, 1988, 5 (01) :8-18
[4]  
Basch D., 1993, Journal of Computing and Information Technology - CIT, V1, P183
[5]  
Foley J.D., 1982, Fundamentals of interactive computer graphics
[6]   A BENCHMARK TUTORIAL [J].
PRICE, WJ .
IEEE MICRO, 1989, 9 (05) :28-43
[7]  
PROBERT D, 1984, 224 VLSI UCSB ECE U
[8]   AN OVERVIEW OF COMMON BENCHMARKS [J].
WEICKER, RP .
COMPUTER, 1990, 23 (12) :65-75