RONoC: A Reconfigurable Architecture for Application-Specific Optical Network-on-Chip

被引：2

作者：

Gu, Huaxi ^{[1
]}

Chen, Zheng ^{[1
]}

Yang, Yintang ^{[2
]}

Ding, Hui ^{[1
]}

机构：

[1] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China

[2] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China

来源：

IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 2014年 / E97D卷 / 01期

基金：

美国国家科学基金会;

关键词：

reconfiguration; optical Network-on-Chip; application-specific; optical router;

D O I：

10.1587/transinf.E97.D.142

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Optical Network-on-Chip (ONoC) is a promising emerging technology, which can solve the bottlenecks faced by electrical on-chip interconnection. However, the existing proposals of ONoC are mostly built on fixed topologies, which are not flexible enough to support various applications. To make full use of the limited resource and provide a more efficient approach for resource allocation, RONoC (Reconfigurable Optical Network-on-Chip) is proposed in this letter. The topology can be reconfigured to meet the requirement of different applications. An 8x8 nonblocking router is also designed, together with the communication mechanism. The simulation results show that the saturation load of RONoC is 2 times better than mesh, and the energy consumption is 25% lower than mesh.

引用

页码：142 / 145

页数：4

共 16 条

[1] Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects [J].

Artundo, I. ;

Heirman, W. ;

Debaes, C. ;

Loperena, M. ;

Van Campenhout, J. ;

Thienpont, H. .

2009 17TH IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2009), 2009, :163-+

[2] NoC synthesis flow for customized domain specific multiprocessor systems-on-chip [J].

Bertozzi, D ;

Jalabert, A ;

Murali, S ;

Tamhankar, R ;

Stergiou, S ;

Benini, L ;

De Micheli, G .

IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (02) :113-129

[3] Photonic Interconnection Network Architectures Using Wavelength-Selective Spatial Routing for Chip-Scale Communications [J].

Chan, Johnnie ;

Bergman, Keren .

JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2012, 4 (03) :189-201

[4]

Chen G., 2005, 7th International Workshop on System- Level Interconnect Prediction (SLIP), P13

[5]

Dafali R., 2008, 2008 International Conference on Reconfigurable Computing and FPGAs (ReConFig), P181, DOI 10.1109/ReConFig.2008.72

[6]

Fu BZ, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P259

[7]

Gao Y, 2009, P OFC

[8] The Aethereal Network on Chip after Ten Years: Goals, Evolution, Lessons, and Future (Invited Paper) [J].

Goossens, Kees ;

Hansson, Andreas .

PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, :306-311

[9] ATAC: A 1000-Core Cache-Coherent Processor with On-Chip Optical Network [J].

Kurian, George ;

Miller, Jason E. ;

Psota, James ;

Eastep, Jonathan ;

Liu, Jifeng ;

Michel, Jurgen ;

Kimerling, Lionel C. ;

Agarwal, Anant .

PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, :477-488

[10]

Li Z., 2011, JETC, V7

← 1 2 →