A review on reversible quantum adders

被引:25
作者
Orts, F. [1 ]
Ortega, G. [1 ]
Combarro, E. F. [2 ]
Garzon, E. M. [1 ]
机构
[1] Univ Almeria, ceiA3, Dept Informat, Grp Supercomputat Algorithms, Almeria 04120, Spain
[2] Univ Oviedo, Comp Sci Dept, Oviedo 33007, Spain
关键词
Reversible adder; Quantum computing; Reversible circuit; Adder; CIRCUIT; DESIGN; LOGIC; IMPLEMENTATION; COMMUTATIVITY; ALGORITHM; SUPREMACY; WALKS; GATE;
D O I
10.1016/j.jnca.2020.102810
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Reversible adders are essential circuits in quantum computing systems. They are a fundamental part of the algorithms implemented for such systems, where Shor's celebrated factoring algorithm is one of the most prominent examples in which reversible arithmetic is needed. There is a wide variety of works in the existing literature which tackle the design of an adder for quantum systems, and today there is still a great interest in the creation of new designs and the perfection of the existing ones. Similar to how it happens in classical digital systems, there are different methodologies to approach the addition using reversible circuits. Some methodologies focus on minimizing the necessary resources, others on optimizing computing time, etc. In this work we analyze the reversible adders in the state-of-the-art for quantum computing, classifying them according to their type, and finally, comparing each other using referenced and validated metrics that allow highlighting the strengths and weaknesses of each adder.
引用
收藏
页数:16
相关论文
共 93 条
[1]   Novel design of a fast reversible Wallace sign multiplier circuit in nanotechnology [J].
Akbar, Ehsan Pour Ali ;
Haghparast, Majid ;
Navi, Keivan .
MICROELECTRONICS JOURNAL, 2011, 42 (08) :973-981
[2]  
Anamika, 2018, PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), P226, DOI 10.1109/ICISC.2018.8399068
[3]   Quantum supremacy using a programmable superconducting processor [J].
Arute, Frank ;
Arya, Kunal ;
Babbush, Ryan ;
Bacon, Dave ;
Bardin, Joseph C. ;
Barends, Rami ;
Biswas, Rupak ;
Boixo, Sergio ;
Brandao, Fernando G. S. L. ;
Buell, David A. ;
Burkett, Brian ;
Chen, Yu ;
Chen, Zijun ;
Chiaro, Ben ;
Collins, Roberto ;
Courtney, William ;
Dunsworth, Andrew ;
Farhi, Edward ;
Foxen, Brooks ;
Fowler, Austin ;
Gidney, Craig ;
Giustina, Marissa ;
Graff, Rob ;
Guerin, Keith ;
Habegger, Steve ;
Harrigan, Matthew P. ;
Hartmann, Michael J. ;
Ho, Alan ;
Hoffmann, Markus ;
Huang, Trent ;
Humble, Travis S. ;
Isakov, Sergei V. ;
Jeffrey, Evan ;
Jiang, Zhang ;
Kafri, Dvir ;
Kechedzhi, Kostyantyn ;
Kelly, Julian ;
Klimov, Paul V. ;
Knysh, Sergey ;
Korotkov, Alexander ;
Kostritsa, Fedor ;
Landhuis, David ;
Lindmark, Mike ;
Lucero, Erik ;
Lyakh, Dmitry ;
Mandra, Salvatore ;
McClean, Jarrod R. ;
McEwen, Matthew ;
Megrant, Anthony ;
Mi, Xiao .
NATURE, 2019, 574 (7779) :505-+
[4]  
Balaji M., 2018, INT J PURE APPL MATH, V120, P437
[5]   Quantum half-adder [J].
Barbosa, Geraldo A. .
PHYSICAL REVIEW A, 2006, 73 (05)
[6]   COMPARATIVE ANALYSIS FOR PERFORMANCE EVALUATION OF FULL ADDERS USING REVERSIBLE LOGIC GATES [J].
Batish, Kirti ;
Pathak, Shruti ;
Gupta, Raghav .
2ND INTERNATIONAL CONFERENCE ON INTELLIGENT CIRCUITS AND SYSTEMS (ICICS 2018), 2018, :126-132
[7]   LOGICAL REVERSIBILITY OF COMPUTATION [J].
BENNETT, CH .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1973, 17 (06) :525-532
[8]  
Bhagyalakshmi M K Venkatesha HR., 2010, INT J ENG SCI TECHNO, V2, P3838
[9]  
Bhuvana B., 2016, 2016 ONL INT C GREEN, P1
[10]   Efficient adder circuits based on a conservative reversible logic gate [J].
Bruce, JW ;
Thornton, MA ;
Shivakumaraiah, L ;
Kokate, PS ;
Li, X .
ISVLSI 2000: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI - NEW PARADIGMS FOR VLSI SYSTEMS DESIGN, 2002, :83-88