共 93 条
[2]
Anamika, 2018, PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), P226, DOI 10.1109/ICISC.2018.8399068
[4]
Balaji M., 2018, INT J PURE APPL MATH, V120, P437
[6]
COMPARATIVE ANALYSIS FOR PERFORMANCE EVALUATION OF FULL ADDERS USING REVERSIBLE LOGIC GATES
[J].
2ND INTERNATIONAL CONFERENCE ON INTELLIGENT CIRCUITS AND SYSTEMS (ICICS 2018),
2018,
:126-132
[8]
Bhagyalakshmi M K Venkatesha HR., 2010, INT J ENG SCI TECHNO, V2, P3838
[9]
Bhuvana B., 2016, 2016 ONL INT C GREEN, P1
[10]
Efficient adder circuits based on a conservative reversible logic gate
[J].
ISVLSI 2000: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI - NEW PARADIGMS FOR VLSI SYSTEMS DESIGN,
2002,
:83-88